Skip to main content
SpringerLink
Log in

The TOPSYS architecture

  • The TOPSYS Tool Environment
  • Conference paper
  • First Online:
CONPAR 90 — VAPP IV (VAPP 1990, CONPAR 1990)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 457))

Abstract

A survey on the TOPSYS (TOols for Parallel SYStems) project at the Department of Computer Science at Technical University of Munich is presented. Within this project, an integrated tool environment for increasing programmer productivity when using and programming parallel computers is developed. The TOPSYS tool environment offers tools for specification, mapping, debugging, testing, performance analysis, graphical program animation and dynamic loadbalancing of parallel programs. In addition to these tools a distributed operating system kernel and a synthetic workload generator has been developed. Apart from the integrated hierarchical architecture, the major features of the TOPSYS environment are the support of different monitoring techniques, easy adaptability, high portability and a common graphic user interface for all tools. After the description of the project goals, the major design concepts and the state of the project we describe a first application of the TOPSYS tools.

Partly funded by the German Science Foundation under contract number SFB 0342, project A1

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Bibliography

  1. Y. Artsy, R. Finkel: Designing a Process Migration Facility: The Charlotte Experience; IEEE Computer, Sept. 1989, p. 47–56

    Google Scholar 

  2. F. Baiardi, N. De Francesco: Development of a Debugger for a Concurrent Language; Proc. SIGPLAN Symp. on HLL-Deb.; Aug. 1983; p. 81–90

    Google Scholar 

  3. T. Bemmerl: Realtime High Level Debugging in Host/Target Environments; Proceedings of EUROMICRO Symp. 1986, Venice, p. 387–400

    Google Scholar 

  4. T. Bemmerl, G. Schöder: A portable Realtime Multitasking Kernel for Embedded Microprocessor Systems; Proceedings of EUROMICRO Symp. 1987, Porths-mouth, p. 181–188

    Google Scholar 

  5. T. Bemmerl: An Integrated and Portable Tool Environment for Parallel Computers; Proc. of IEEE Int. Conf. on Parallel Processing, St. Charles, USA, Aug. 1988, p. 50–53

    Google Scholar 

  6. T. Bemmerl, R. Gebhart, P. Ginzinger, T. Ludwig: A Parallel Development Environment for the iPSC Hypercube; 1st European Hypercube Workshop, Oct. 1989, Rennes, France

    Google Scholar 

  7. T. Bemmerl, T. Ludwig: MMK — A Distributed Operating System Kernel with Integrated Dynamic Loadbalancing; CONPAR 90 — VAPPIV, Sept. 1990, Zürich, Switzerland

    Google Scholar 

  8. T. Bemmerl, R. Lindhof, T. Treml: The Distributed Monitor System of TOPSYS; CONPAR 90 — VAPP IV, Sept. 1990, Zürich, Switzerland

    Google Scholar 

  9. T. Bemmerl, O. Hansen, T. Ludwig: PATOP for Performance Tuning of Parallel Programs; CONPAR 90 — VAPP IV, Sept. 1990, Zürich, Switzerland

    Google Scholar 

  10. T. Bemmerl, J. Kremenek, P. Luksch: Parallelisierung eines Plazierungsverfahrens für den VLSI-Entwurf auf einem Multiprozessorsystem mit verteiltem Speicher; ITG/GI-Workshop, Jan. 1990, Arnoldsheim, FRG

    Google Scholar 

  11. H. Burkhart, R. Millen: Techniken und Werkzeuge der Programmbeobachtung am Beispiel eines Modula-2 Monitorsystems; Informatik Forschung und Entwicklung, 3, 1988, p. 6–21

    Google Scholar 

  12. Garcia-Molina: Debugging a Distributed Computing System; IEEE Trans. on SWE, Vol SE-10, No. 2, p. 210–219, 1984

    Google Scholar 

  13. W.K. Giloi: The Suprenum Architecture; CONPAR 88, Sept. 88, Manchester, UK

    Google Scholar 

  14. F. Gregoretti, F. Maddaleno, M. Zamboni: Monitoring Tools for Multimicroprocessors; EUROMICRO 86, p. 409–416, Venice, Italy

    Google Scholar 

  15. V.A. Guarna, D. Gannon, D. Jablonowski, A.D. Malony, Y. Gaur: Faust: An Integrated Environment for Parallel Programming; IEEE Software, July 1989, p. 20–26

    Google Scholar 

  16. D. Haban, D. Wybranietz: A Tool for Measuring and Monitoring Distributed Systems during Operation; GI/ITG Tagung, Organisation und Betrieb von Rechensystemen, Paderborn, März 1988, p. 308–323

    Google Scholar 

  17. R. Hofmann, R. Klar, N. Luttenberger, B. Mohr: ZÄHLMONITOR 4: Ein Monitorsystem für das Hardware-und Hybrid-Monitoring von Multiprozessor-und Multicomputer-Systemen; Messung und Modellierung von Rechensystemen, Erlangen, IFB, 1987, p. 79–99

    Google Scholar 

  18. C. Jesshope: Large Scale Concurrent Computations: Systems and Software; University of Southampton, Techn. Report, 1989

    Google Scholar 

  19. B. Lazzerini, C.A. Prete: DISEB: An Interactive High-Level Debugging System for a Multi-Microprocessor System; EUROMICRO 86, p. 401–408

    Google Scholar 

  20. T. Lehr, Z. Segall, D.F. Vrsalowic, E. Caplan, A.L. Chung, C.E. Fineman: Visualizing Performance Debugging; IEEE Computer, Oct. 1989, p. 38–51

    Google Scholar 

  21. K. Li, R. Schäfer: A Hypercube Shared Virtual Memory System; IEEE Parallel Processing Conf., Aug. 1989, St. Charles, USA, p. I/125–132

    Google Scholar 

  22. E. Maehle, K. Moritzen, K. Wirl: Fault-Tolerant Hardware Configuration Management on the Multiproces-sor System DIRMU 25; CONPAR 86, Lecture Notes on Computer Science, 1986, p. 190–197

    Google Scholar 

  23. B. Miller, T. LeBlanc: Workshop on Parallel and Distributed Debugging; Univ. of Wisconsin, May 1989

    Google Scholar 

  24. J. Nievergelt, B. Plattner: Monitoring Program Execution: A Survey; IEEE Computer, Nov. 1981, p. 105–114

    Google Scholar 

  25. Papadopoulos: The New Dataflow Architecture Beeing Built at MIT; Proceedings of MIT-ZTI-Symp. on “Very High Parallel Architectures”, Now. 1987

    Google Scholar 

  26. S. Tritscher: Dynamischer Lastausgleich auf dem iPSC/2 mittels Prozeßmigration; Diplomarbeit, TU-München, 15. Jan. 1990

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Lehrstuhl für Rechnertechnik und Rechnerorganisation, Institut für Informatik der TU München, Arcisstr. 21, D-8000, München 2

    Thomas Bemmerl

Authors
  1. Thomas Bemmerl
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Helmar Burkhart

Rights and permissions

Reprints and permissions

Copyright information

© 1990 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bemmerl, T. (1990). The TOPSYS architecture. In: Burkhart, H. (eds) CONPAR 90 — VAPP IV. VAPP CONPAR 1990 1990. Lecture Notes in Computer Science, vol 457. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-53065-7_149

Download citation

  • DOI: https://doi.org/10.1007/3-540-53065-7_149

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-53065-7

  • Online ISBN: 978-3-540-46597-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation