Abstract
It is proposed that hierarchical hardware development can benefit from techniques inspired by the hierarchical development of software, and that claim is supported with an example.
A series of levels of abstraction are indicated, the most interesting of which deal with timing of device observables, and criteria are given for moving between them. One of the techniques considered, temporal decoding, enables an event to be refined by a sequence of smaller events. Use of the hierarchy is sketched for a stack array of Mead and Conway.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
G. Barrett, The Semantics and Implementation of occam, draft book, 1990.
M. J. C. Gordon, HOL: A Proof Generating System for Higher Order Logic, in G. Birtwistle and P. A. Subrahmanyam (eds.) VLSI Specification, Verification and Synthesis, Kluwer, 1987.
He, Jifeng Process Refinement, Preprint, Oxford University, January 1987, 24 pages.
C. A. R. Hoare, Communicating Sequential Processes, Prentice-Hall International, 1985.
C. A. R. Hoare, He, Jifeng and J. W. Sanders, Prespecification in Data Refinement, Information Processing Letters, 25, 71–76, 1987.
C. A. R. Hoare, A Calculus for the Derivation of CMOS Switching Circuits, Preprint, Oxford University, 1988.
M. A. Jackson, System Development, Prentice-Hall International, 1983.
J. L. Jacob, On Shared Systems, DPhil Thesis, Oxford University, January 1988.
C. B. Jones, Systematic Software Development using VDM, Prentice-Hall International, 1986.
M. B. Josephs, A State-Based Approach to Communicating Processes, Preprint, Oxford University, 1988, 19 pages.
C. Lengauer and J. W. Sanders, The Projection of Systolic Programs, SLNCS, 375, 307–324.
W. Luk, Parametrised Design of Regular Processor Arrays, DPhil Thesis, Oxford University, October 1988.
D. May and C. Keane, Compiling occam into Silicon, Chapter 4 in Communicating Process Architecture, inmos, Prentice-Hall, 1988.
C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1980.
A. J. R. G. Milner, Communication and Concurrency, Prentice-Hall International, 1989.
C. C. Morgan and P. H. B. Gardiner, A single complete rule for data refinement, Internal preprint, Oxford University, November, 1989.
C. C. Morgan, Programming from Specifications, Prentice-Hall International, 1990.
Xu Qiwen, Towards a General CSP Process Refinement Theory, Transfer of Status Dissertation, Oxford University, September 1988, 36 pages.
J. W. Sanders, Lectures on the Foundations of Hardware Design, Oxford University, 1989–90, 175 pages.
J. W. Sanders, Lectures on VLSI Design, Oxford University, 1989, 211 pages.
J. M. Spivey, The Z Reference Manual, Prentice-Hall International, 1988.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1991 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Sanders, J.W. (1991). A hierarchical approach to hardware design. In: Yonezawa, A., Ito, T. (eds) Concurrency: Theory, Language, and Architecture. CONCURRENCY 1989. Lecture Notes in Computer Science, vol 491. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-53932-8_56
Download citation
DOI: https://doi.org/10.1007/3-540-53932-8_56
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-53932-2
Online ISBN: 978-3-540-46452-5
eBook Packages: Springer Book Archive