Abstract
This paper introduces reduction operators of Alpha. Alpha is the basis of the environment Alpha du Centaur, whose purpose is the design of systolic or more generally, regular arrays. Algorithms are transformed under the control of the designer, using a set of automated rewriting rules, to produce a new version in which all informations for regular array synthesizers or code generators can be easily extracted. The reduction operator is defined on unordered polyhedral convex sets, rather than on unidimensional or ordered sets as usually. Basic properties of this operator are presented and their use for the derivation of systolic algorithms are described.
This work was partially funded by the French Coordinated Research Program C3 and by the Esprit BRA project NANA.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
M. Chen, Y.I. Choo, and J. Li. Compiling parallel programs by optimizing performance. The Journal of Supercomputing, 2, 1988.
P. Gachet, C. Mauras, P. Quinton, and Y. Saouter. Alpha du Centaur: an environment for the design of regular algorithms. In 1989 International Conference on Supercomputing, Crete, Greece, June 1989.
P. Gachet, C. Mauras, P. Quinton, and Y. Saouter. A language for the design of regular parallel algorithms. In First European Workshop on Hypercube and Distributed Computers, pages 189–202, North-Holland, Rennes, France, October 1989.
G. Jones and M. Sheeran. Circuit design in ruby. In J. Staunstrup, editor, Formal Methods for VLSI Design, pages 13–70, IFIP, Elsevier Science Publishers B.V. (North-Holland), 1990.
R.M. Karp, R.E. Miller, and S. Winograd. The organization of computations for uniform recurrence equations. Journal of the Association for Computing Machinery, 14(3):563–590, July 1967.
C.E. Leiserson, F.M. Rose, and J.B. Saxe. ”Optimizing synchronous circuitry by retiming,” Proc. Third Caltech Conf. on VLSI, R. Bryant Ed. (1983), 87–116.
H. Leverge, C. Mauras, and P. Quinton. A language-oriented approach to the design of systolic chips. In International Workshop on Algorithms and Parallel VLSI Architectures, Pont-à-Mousson, June 1990. Journal of VLSI Signal Processing, 1991.
C. Mauras. Alpha: un langage équationnel pour la conception et la programmation d'architectures parallèles synchrones. Thèse de l'Université de Rennes 1, IFSIC, Décembre 1989.
G. L. Nemhauser and L. A. Wolsey. Integer and Combinatorial Optimization. Wiley-Interscience series in Discrete Mathematics and Optimization, John Wiley and Sons, 1988.
P. Quinton and Y. Robert. Algorithmes et architectures systoliques.Masson, 1989. English translation by Prentice Hall, Systolic Algorithms and Architectures, Sept. 1991.
Roychowhdury. Derivation, extensions and Parallel Implementation of Regular Iterative Algorithms. PhD thesis, Stanford University, December 1988.
A. Schrijver. Theory of Linear and Integer Programming. Wiley-Interscience series in Discrete Mathematics, John Wiley and Sons, 1986.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1992 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Le Verge, H. (1992). Reduction operators in Alpha. In: Etiemble, D., Syre, JC. (eds) PARLE '92 Parallel Architectures and Languages Europe. PARLE 1992. Lecture Notes in Computer Science, vol 605. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-55599-4_101
Download citation
DOI: https://doi.org/10.1007/3-540-55599-4_101
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-55599-5
Online ISBN: 978-3-540-47250-6
eBook Packages: Springer Book Archive