Abstract
Multithreaded architectures synthesize von Neumann computation model with data-driven evaluation to take advantage of both computation models. In this paper we propose the design and performance evaluation of a Large Context Multithreaded (LCM) architecture. The salient features of the proposed architecture are: (i) a layered approach to synchronization and scheduling of the three levels of program hierarchy, (ii) support for a large resident context to improve locality, and (iii) a novel high-speed buffer organization to ensures 100% data availability. Initial simulation results indicate that the proposed architecture is capable of sustaining very high processor utilization.
This work was supported by MICRONET — Network Centres of Excellence, Canada.
Preview
Unable to display preview. Download preview PDF.
References
A. Agarwal, B. H. Lim, D. Kranz, and J. Kubiatowicz. APRIL: A processor architecture for multiprocessing. In Proceedings of the 17th International Symposium on Computer Architecture, pages 104–114, 1990.
Robert Alverson et al. The Tera computer system. In Proceedings of the 1990 International Conference on Supercomputing, June 11–15, 1990, Amsterdam, Netherlands, pages 1–6, 1990.
David E. Culler, Anurag Sah, Klaus Eric Schauser, Thorsten von Eiken, and John Wawrzynek. Fine-grain parallelism with minimal hardware support: A compiler-controlled threaded abstract machine. In ASPLOS IV: Architectural Support for Programming Languages and Operating Systems, pages 164–175, 1991.
J.B. Dennis and G.R. Gao. Evolution of multithreaded architectures. In Multithreaded Architectures. Kluwer Academic Publishers, 1992. to appear.
R. A. Iannucci. Parallel Machines: Parallel Machine Languages. Kluwer Academic Publishers, Boston, MA, 1990.
G. M. Papadopoulos and D. E. Culler. Monsoon: An explicit token-store architecture. In Proceedings of the Seventeenth Annual International Symposium of Computer Architecture, Seattle, WA, pages 82–91, 1990.
Burton J. Smith. Architecture and applications of the HEP multiprocessor computer system. In SPIE Real-Time Signal Processing IV, volume 298, pages 241–248, 1981.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1992 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Govindarajan, R., Nemawarkar, S.S. (1992). A large context multithreaded architecture. In: Bougé, L., Cosnard, M., Robert, Y., Trystram, D. (eds) Parallel Processing: CONPAR 92—VAPP V. VAPP CONPAR 1992 1992. Lecture Notes in Computer Science, vol 634. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-55895-0_440
Download citation
DOI: https://doi.org/10.1007/3-540-55895-0_440
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-55895-8
Online ISBN: 978-3-540-47306-0
eBook Packages: Springer Book Archive