Skip to main content

On the simulation of pipelining of fully digit on-line floating-point adder networks on massively parallel computers

  • Conference paper
  • First Online:
Book cover Parallel Processing: CONPAR 92—VAPP V (VAPP 1992, CONPAR 1992)

Abstract

This paper deals with the simulation of on-line floating-point adders networks on parallel machines. We present the first results of the simulations of pipelining at digit-level on MasPar, a massively parallel SIMD computer.

This work is part of a project called CARESSE which is partially supported by the “PRC Architectures Nouvelles de Machines” of the French Ministère de la Recherche et de la Technologie and the Centre National de la Recherche Scientifique.

On leave from Universidade Federal do Ceará/CNPq, Brazil.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. T. Blank. The maspar mp-1 architecture. In IEEE, editor, IEEE compcon spring 1990, pages pp 21–24, 1990.

    Google Scholar 

  2. P. Christy. Software to support massively parallel computing on the maspar mp-1. In IEEE, editor, IEEE compcon spring 1990, pages pp 29–33, 1990.

    Google Scholar 

  3. J. Duprat, M. Fiallos, J. M. Muller, and H. J. Yeh. Delays of on-line floatingpoint operators in borrow save notation. In Algorithms and parallel VLSI architectures II, pages 273–278. Noth Holland, 1991.

    Google Scholar 

  4. M.D. Ercegovac. On-line arithmetic: an overview. In SPIE, editor, SPIE, Real Time Signal Processing VII, pages pp 86–93, 1984.

    Google Scholar 

  5. M. J. Irwin and R. M. Owens. Fully digit on-line networks. IEEE Transactions on Computers, 32(4):402–406, 1983.

    Google Scholar 

  6. J.Duprat and M. Fiallos. New on-line floating-point operators for radix 2 computations. Report (to be published), Laboratoire de l'Informatique du Parallélisme de l'Ecole Normale Supérieure de Lyon, France, 1992.

    Google Scholar 

  7. J.Duprat, J. M. Muller, and M. Fiallos. On-line floating-point divider. Report (to be published), Laboratoire de l'Informatique du Parallélisme de l'Ecole Normale Supérieure de Lyon, France, 1992.

    Google Scholar 

  8. MasPar Computer Corporation. MasPar Parallel application language(MPL) — reference manual, 1991.

    Google Scholar 

  9. J. Nickolls. The design of the maspar mp-1: A cost effective massively parallel computer. In IEEE, editor, IEEE compcon spring 1990, pages pp 25–28, 1990.

    Google Scholar 

  10. T. Asada N. Takagi and S. Yajima. A Hardware Algorithm for Computing Sine and Cosine using Reduntant Binary-Representation. Systems and Computers in Japan, 18(8):1–9, 1987.

    MathSciNet  Google Scholar 

  11. P. K. Tu. On-line Arithmetic Algorithms for Efficient Implemetation. PhD thesis, Computer Science Departament, UCLA, 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Luc Bougé Michel Cosnard Yves Robert Denis Trystram

Rights and permissions

Reprints and permissions

Copyright information

© 1992 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Duprat, J., Aguilar, M.F. (1992). On the simulation of pipelining of fully digit on-line floating-point adder networks on massively parallel computers. In: Bougé, L., Cosnard, M., Robert, Y., Trystram, D. (eds) Parallel Processing: CONPAR 92—VAPP V. VAPP CONPAR 1992 1992. Lecture Notes in Computer Science, vol 634. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-55895-0_472

Download citation

  • DOI: https://doi.org/10.1007/3-540-55895-0_472

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-55895-8

  • Online ISBN: 978-3-540-47306-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics