Abstract
Artificial Neural Networks (ANNs) are fast becoming an integral part of today's computing arsenal [4]. This paper discusses the issues involved in the design of a General Purpose Reconfigurable Artificial Neural Network (GPRNN). The IBM fabricated Basic Neural Unit (BNU) is used as a building block for the GPRNN. As a first step, a fully reconfigurable 2-BNU VLSI circuit is designed, implemented and tested.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
J.E. Dayhoff, “Neural Network Architectures: An Introduction.” Van Nostrand Reinhold, New York NY, 1990.
B. Jin, S. Pakzad and A.R. Hurson, “Application of Neural Networks in Handling Large Incomplete Databases.” Proc. 1991 int. Conf. on Parallel Processing, pg. 404–408.
P. Plaskonos, S. Pakzad, B. Jin, and A.R. Hurson, “Design of a Modular Chip for a Reconfigurable Artificial Neural Network.” To be published in: Proc. Conf. on Developing and Managing Intelligent Systems Projects, March 1993.
P. Treleaven, M. Pacheo and M. Vellasco, “VLSI Architechtures for Neural Networks.”, IEEE Micro, Dec. 1989, pg. 8–27.
P.D. Wasserman and T. Schwartz, “Neural Networks, Part I.” IEEE Expert, Winter 1987, pg. 10–14.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1993 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Pakzad, S., Plaskonos, P. (1993). Implementation of a digital modular chip for a reconfigurable artificial neural network. In: Bode, A., Reeve, M., Wolf, G. (eds) PARLE '93 Parallel Architectures and Languages Europe. PARLE 1993. Lecture Notes in Computer Science, vol 694. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-56891-3_63
Download citation
DOI: https://doi.org/10.1007/3-540-56891-3_63
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-56891-9
Online ISBN: 978-3-540-47779-2
eBook Packages: Springer Book Archive