Skip to main content
SpringerLink
Log in
Book cover

International Workshop on Applied Parallel Computing

PARA 1996: Applied Parallel Computing Industrial Computation and Optimization pp 117–122Cite as

Optimizing the NAS parallel BT application for the POWER CHALLENGEarray

  • Conference paper
  • First Online:

  • 162 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1184))

Abstract

The POWER CHALLENGEarray is a coarse-grained collection of large processor SMP nodes. This creates interesting parallelization opportunities for scalable applications. The NAS BT benchmark is a classical ADI-like application with non-trivial communication requirements. The coarse-grained distributed feature of the POWER CHALLENGEarray provides unique parallelization strategies. We explore the implementation of this benchmark on this machine and discuss the general implications for scalable application development

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. POWER CHALLENGEarray Technical Report, PWR-CHALL-ARA-TR (1/96), Silicon Graphics, Inc.,1996.

    Google Scholar 

  2. POWER CHALLENGE Technical Report, PWR-CHALL-TR (07/94), Silicon Graphics, Inc., 1994.

    Google Scholar 

  3. D. Bailey, et al., THE NAS Parallel Benchmarks,RNR Technical Report RNR-94-007, March 1994, or see http://www.nas.nasa.gov/NAS/NPB/Specs/RNR-94-007/npbspec.html.

    Google Scholar 

  4. V. Naik, Performance of NAS Parallel Application-Benchmarks on IBM SP1, Proceeding of the Scalable High Performance Computing Conference, May 1994,pp 121–128.

    Google Scholar 

  5. J. Bruno, P.R. Cappello, Implementing the Beam and Warming Method on the Hypercube, Proceedings of 3rd Conference on Hypercube Concurrent Computers and Applications, Pasadena, CA, Jan. 19–20, 1988.

    Google Scholar 

  6. Subhash Saini and David H. Bailey, NAS Parallel Benchmark Results 12-95, Report NAS-95-021, Dec. 1995.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Silicon Graphics, Inc., 2011 N. Shoreline Blvd., 94043-1389, Mountain View, CA

    John Brown & Marco Zagha

Authors
  1. John Brown
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Marco Zagha
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Jerzy Waśniewski Jack Dongarra Kaj Madsen Dorte Olesen

Rights and permissions

Reprints and permissions

Copyright information

© 1996 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Brown, J., Zagha, M. (1996). Optimizing the NAS parallel BT application for the POWER CHALLENGEarray. In: Waśniewski, J., Dongarra, J., Madsen, K., Olesen, D. (eds) Applied Parallel Computing Industrial Computation and Optimization. PARA 1996. Lecture Notes in Computer Science, vol 1184. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-62095-8_13

Download citation

  • DOI: https://doi.org/10.1007/3-540-62095-8_13

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-62095-2

  • Online ISBN: 978-3-540-49643-4

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation