

# Lecture Notes in Computer Science

1254

Edited by G. Goos, J. Hartmanis and J. van Leeuwen

Advisory Board: W. Brauer D. Gries J. Stoer

Orna Grumberg (Ed.)

# Computer Aided Verification

9th International Conference, CAV'97  
Haifa, Israel, June 22-25, 1997  
Proceedings



Springer

Series Editors

Gerhard Goos, Karlsruhe University, Germany

Juris Hartmanis, Cornell University, NY, USA

Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editor

Orna Grumberg

The Technion, Department of Computer Science

Haifa 32000, Israel

E-mail: orna@cs.technion.ac.il

Cataloging-in-Publication data applied for

**Die Deutsche Bibliothek - CIP-Einheitsaufnahme**

**Computer aided verification** : 9th international conference ; proceedings / CAV '97, Haifa, Israel, June 22 - 25, 1997. Orna Grumberg (ed.). - Berlin ; Heidelberg ; New York ; Barcelona ; Budapest ; Hong Kong ; London ; Milan ; Paris ; Santa Clara ; Singapore ; Tokyo : Springer, 1997  
(Lecture notes in computer science ; Vol. 1254)  
ISBN 3-540-63166-6

CR Subject Classification (1991): F.3, D.2.4, D.2.2, F.4.1, B.7.2, C.3, I.2.3

ISSN 0302-9743

ISBN 3-540-63166-6 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

© Springer-Verlag Berlin Heidelberg 1997

Printed in Germany

Typesetting: Camera-ready by author

SPIN 10550007 06/3142 - 5 4 3 2 1 0 Printed on acid-free paper

## Preface

This volume contains the proceedings of the Ninth International Conference on Computer-Aided Verification (CAV'97), held in Haifa, Israel, June 22-25, 1997.

The CAV conferences are dedicated to the advancement of theory and practice of computer-aided formal methods for software and hardware verification. The conference covers the spectrum from theoretical results to concrete applications, with an emphasis on verification tools and the algorithms and techniques that are needed for their implementation.

Of the 84 regular papers submitted this year, 34 were accepted for presentation at the conference. In addition, 12 short papers on tool descriptions were accepted.

The conference will include three invited lectures, given by Gary J. Powers (Carnegie Mellon University, USA) on *Formal Verification of a Thermal Oxidation Pollution Control System*, by David Harel (Weizmann Institute, Israel) on *Some Thoughts on Statecharts, 13 Years Later*, and by Gerard Berry (Ecole des Mines de Paris, France) on *Boolean and 2-adic Numbers Based Techniques for Verifying Synchronous Designs*.

A morning session will be dedicated to invited talks by representatives from industry. The talks will be given by F. Erich Marschner (COMPASS Design Automation) on *Practical Challenges for Industrial Formal Verification Tools*, by Roger B. Hughes (Abstract Hardware) on *Formal Verification of Digital Systems, from ASICs to HW/SW Codesign - a Pragmatic Approach*, by Arne Borälv (Logikkonsult NP) on *The Industrial Success of Verification Tools Based on Staalmarck's Method*, and by Martin Rowe (Chrysalis Symbolic Design) on *Formal Verification - Applications and Case Studies*. The industrial session will be concluded with a panel on *Future Trends in Industrial Computer-Aided Verification* with the following participants: Bob Brennan (Intel, USA), E. Allen Emerson (Moderator; The University of Texas at Austin, USA), Thomas A. Henzinger (UC Berkeley, USA), Robert P. Kurshan (Bell Labs, USA), Carol Logan (IBM, USA), Natarajan Shankar (SRI International, USA), and Yaron Wolfsthal (IBM, Israel).

It is our pleasure to congratulate Amir Pnueli for receipt of the Turing Award. The dinner speech in honor of this occasion will be given by David Harel (Weizmann Institute, Israel) on *Amir Pnueli: A Man for all (the Right) Reasons*.

The program of CAV'97 has been selected by the program committee consisting of Rajeev Alur (Bell Labs and UC Berkeley, USA), Edmund Clarke (Carnegie Mellon University, USA), Rance Cleaveland (North Carolina State University, USA), Werner Damm (Oldenburg University, Germany), E. Allen Emerson (The University of Texas at Austin, USA), Limor Fix (Intel, Israel), Susanne Graf (VERIMAG, France), Orna Grumberg (Chair; the Technion, Israel), Nicolas Halbwachs (VERIMAG, France), Thomas A. Henzinger (UC Berkeley, USA), Bengt Jonsson (Uppsala University, Sweden), Robert Kurshan (Bell Labs, USA), Kim Larsen (Aalborg University, Denmark), Ken McMillan (Cadence Berkeley Labs, USA), Carl Pixley (Motorola, USA), Mandayam Srivas (SRI International, USA), Frits Vaandrager (University of Nijmegen, The Netherlands), Antti Val-

mari (Tampere University of Technology, Finland), Moshe Vardi (Rice University, USA), and Pierre Wolper (University of Liège, Belgium).

The program committee chair and the general chair of the conference is Orna Grumberg of the Technion-Israel Institute of Technology, Haifa. The steering committee consists of the conference founders Edmund Clarke (Carnegie Mellon University, USA), Robert Kurshan (Bell Labs, USA), Amir Pnueli (Weizmann Institute, Israel), and Joseph Sifakis (VERIMAG, France).

CAV'97 is financially supported by DSP Group Inc., Galileo Technology, Intel Israel, the Haifa Tourist Board, Israel, the Ministry of Science, Israel, the Ministry of Tourism, Israel, and the Technion-Israel Institute of Technology. The workstations and the communication equipment at the conference site are donated by E & M Computing and by ADANET-IIS Communications Ltd. We thank all sponsors for their generosity.

Last year's chairs, Rajeev Alur and Thomas A. Henzinger, are thanked for valuable advice on the organization of the conference. E. Allen Emerson is thanked for his assistance in organizing the panel, and Robert P. Kurshan for his help in establishing the connection with the industrial speakers.

Special thanks go to Yvonne Sagi, who helped with the secretarial work involved in the submission, selection and publication of the scientific program. We are grateful to Yael Dubinski for organizing the hardware and software needed for the demonstrations. Anat Reshef of Unitours is thanked for her assistance with the local organization.

Finally, the following people helped in the evaluation of the submissions and we are grateful for their efforts: P. Abdulla, L. Aceto, J. Adair, N. Amla, H. R. Andersen, J. H. Andersen, A. Aziz, I. Beer, S. Ben-david, S. Bensalem, S. Berezin, Z. Binyanimi, R. Bol, A. Bouajjani, D. Cyrluk, D. Dams, E. Dantsin, G. Doehmen, C. Eisner, A. Ermedahl, J.-C. Fernandez, J. Geldenhuys, D. Giest, E. Gukovsky, P. Habermehl, V. Hartonas-Garmhausen, K. Havelund, H. Hungar, H. Huttel, A. Ingolfssdottir, A. Iron, A. Isles, S.P. Iyer, B. Josko, R. Kaivola, T. Kam, G. Kamhi, K. Karsisto, T. Karvi, S. Katz, O. Kedem, P. Kellomäki, A. Kerbrat, M. Kindah, I. Kokkarinen, S. Krishnamurthi, L. M. Kristensen, K. K. Kristoffersen, O. Kupferman, Y. Lakhnech, K. Laster, D. Lesens, Y. Levy, J. Lilius, S. Ma, O. Maler, P. Manolios, H. Miller, M. Minea, L. Mounier, K. Namjoshi, M. Nielsen, I. Niemelä, J. Nyström, D. Peled, P. Pettersson, A. Pnueli, A. Puri, S. Qadeer, S. Rajamani, A. Rauzy, Y. Rodeh, R. Rosner, J. Rushby, H. Saidi, D. Sangiorgi, R. Schloer, T. Shiple, I. Shitsevalov, Z. Shtadler, S. Shukla, A. Skou, F. Somenzi, J. Springintveld, S. Tasiran, A. Tiemeyer, M. Tienari, M. Tiisanen, R. Treffer, Y.-K. Tsay, K. Varpaaniemi, B. Victor, A. Voronkov, P. Weidmann, W. Yi, J. Yuan, L. Yuan.

# Table of Contents

|                                                                                                                                        |    |
|----------------------------------------------------------------------------------------------------------------------------------------|----|
| Practical challenges for industrial formal verification tools<br><i>F.E. Marschner</i> .....                                           | 1  |
| Formal verification of digital systems, from ASICs to HW/SW<br>codesign - a pragmatic approach<br><i>R.B. Hughes</i> .....             | 3  |
| The industrial success of verification tools based on<br>Stalmarck's method<br><i>A. Borålv</i> .....                                  | 7  |
| Formal verification - applications & case studies<br><i>M. Rowe</i> .....                                                              | 11 |
| Automatic abstraction techniques for propositional<br>mu-calculus model checking<br><i>A. Pardo, and G.D. Hachtel</i> .....            | 12 |
| A compositional rule for hardware design refinement<br><i>K.L. McMillan</i> .....                                                      | 24 |
| Module checking revisited<br><i>O. Kupferman, and M.Y. Vardi</i> .....                                                                 | 36 |
| Using compositional preorders in the verification of<br>sliding window protocol<br><i>R. Kaivola</i> .....                             | 48 |
| An efficient decision procedure for the theory of fixed-sized<br>bit-vectors<br><i>D. Cyrluk, O. Möller, and H. Ruess</i> .....        | 60 |
| Construction of abstract state graphs with PVS<br><i>S. Graf, and H. Saidi</i> .....                                                   | 72 |
| Verification of a chemical process leak test procedure<br><i>A.L. Turk, S.T. Probst, and G.J. Powers</i> .....                         | 84 |
| Automatic datapath extraction for efficient usage of HDD<br><i>G. Kamhi, O. Weissberg, L. Fix, Z. Binyamini, and Z. Shtadler</i> ..... | 95 |

|                                                                                                                                                                                                                  |     |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| An $n \log n$ algorithm for online BDD refinement<br><i>N. Klarlund</i> .....                                                                                                                                    | 107 |
| Weak bisimulation for fully probabilistic processes<br><i>C. Baier, and H. Hermanns</i> .....                                                                                                                    | 119 |
| Towards a mechanization of cryptographic protocol verification<br><i>D. Bolignano</i> .....                                                                                                                      | 131 |
| Efficient model checking using tabled resolution<br><i>Y.S. Ramakrishna, C.R. Ramakrishnan, I.V. Ramakrishnan, S.A. Smolka,<br/>T. Swift, and D.S. Warren</i> .....                                              | 143 |
| Containment of regular languages in non-regular timing<br>diagram languages is decidable<br><i>K. Fisler</i> .....                                                                                               | 155 |
| An improved reachability analysis method for strongly linear hybrid<br>systems<br><i>B. Boigelot, L. Bronne, and S. Rassart</i> .....                                                                            | 167 |
| Some progress in the symbolic verification of timed automata<br><i>M. Bozga, O. Maler, A. Pnueli, and S. Yovine</i> .....                                                                                        | 179 |
| STARI: A case study in compositional and hierarchical<br>timing verification<br><i>S. Tasiran, and R.K. Brayton</i> .....                                                                                        | 191 |
| A provably correct embedded verifier for the certification<br>of safety critical software<br><i>A. Cimatti, F. Giunchiglia, P. Pecchiari, B. Pietra, J. Profeta,<br/>D. Romano, P. Traverso, and B. Yu</i> ..... | 202 |
| Model checking in a microprocessor design project<br><i>G. Barrett, and A. McIssac</i> .....                                                                                                                     | 214 |
| Some thoughts on statecharts, 13 years later<br><i>D. Harel</i> .....                                                                                                                                            | 226 |
| On-the-fly model checking under fairness that exploits symmetry<br><i>V. Gyuris, and A.P. Sistla</i> .....                                                                                                       | 232 |
| Exploiting symmetry when verifying transistor-level circuits<br>by symbolic trajectory evaluation<br><i>M. Pandey, and R.E. Bryant</i> .....                                                                     | 244 |

|                                                                                                                                                                              |     |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| Parallelizing the Murphi verifier<br><i>U. Stern, and D.L. Dill</i> .....                                                                                                    | 256 |
| A new heuristic for bad cycle detection using BDDs<br><i>R.H. Hardin, R.P. Kurshan, S.K. Shukla, and M.Y. Vardi</i> .....                                                    | 268 |
| Efficient detection of vacuity in ACTL formulas<br><i>I. Beer, S. Ben-David, C. Eisner, and Y. Rodeh</i> .....                                                               | 279 |
| Model checking and transitive-closure logic<br><i>N. Immerman, and M.Y. Vardi</i> .....                                                                                      | 291 |
| Boolean and 2-adic numbers based techniques for verifying<br>synchronous designs<br><i>G. Berry</i> .....                                                                    | 303 |
| Programs with quasi-stable channels are effectively recognizable<br><i>G. Cécé, and A. Finkel</i> .....                                                                      | 304 |
| Combining constraint solving and symbolic model checking for a class<br>of systems with non-linear constraints<br><i>W. Chan, R. Anderson, P. Beame, and D. Notkin</i> ..... | 316 |
| Relaxed visibility enhances partial order reduction<br><i>I. Kokkarinen, D. Peled, and A. Valmari</i> .....                                                                  | 328 |
| Partial-order reduction in symbolic state space exploration<br><i>R. Alur, R.K. Brayton, T.A. Henzinger, S. Qadeer, and S.K. Rajamani</i> ..                                 | 340 |
| Deadlock checking using net unfoldings<br><i>S. Melzer, and S. Roemer</i> .....                                                                                              | 352 |
| Trace table based approach for pipelined microprocessor verification<br><i>J. Sawada, and W.A. Hunt, Jr.</i> .....                                                           | 364 |
| On combining formal and informal verification<br><i>J. Yuan, J. Shen, J. Abraham, and A. Aziz</i> .....                                                                      | 376 |
| Efficient modeling of memory arrays in symbolic simulation<br><i>M. Velev, R.E. Bryant, and A. Jain</i> .....                                                                | 388 |

|                                                                                                                                    |     |
|------------------------------------------------------------------------------------------------------------------------------------|-----|
| Symbolic model checking of infinite state systems<br>using Presburger arithmetic<br><i>T. Bultan, R. Gerber, and W. Pugh</i> ..... | 400 |
| Parametrized verification of linear networks using<br>automata as invariants<br><i>A.P. Sistla</i> .....                           | 412 |
| Symbolic model checking with rich assertional languages<br><i>Y. Kesten, O. Maler, M. Marcus, A. Pnueli, and E. Shahar</i> .....   | 424 |

## Tool Papers

|                                                                                                                                               |     |
|-----------------------------------------------------------------------------------------------------------------------------------------------|-----|
| The Invariant Checker: Automated deductive verification of reactive<br>systems<br><i>H. Saidi</i> .....                                       | 436 |
| The PEP tool<br><i>B. Grahlmann</i> .....                                                                                                     | 440 |
| TermiLog: A system for checking termination of queries to logic programs<br><i>N. Lindenstrauss, Y. Sagiv, and A. Serebrenik</i> .....        | 444 |
| MOSEL: A sound and efficient tool for M2L(Str)<br><i>P. Kelb, T. Margaria, M. Mendler, and C. Gsottberger</i> .....                           | 448 |
| The Verus Tool: A quantitative approach to the formal verification of<br>real-time systems<br><i>S. Campos, E. Clarke, and M. Minea</i> ..... | 452 |
| UPPAAL - Status & developments<br><i>K.G. Larsen, P. Pettersson, and W. Yi</i> .....                                                          | 456 |
| HYTECH: A model checker for hybrid systems<br><i>T.A. Henzinger, P.-H. Ho, and H. Wong-Toi</i> .....                                          | 460 |
| SMC: A symmetry based model checker for verification of liveness<br>properties<br><i>A.P. Sistla, L. Miliades, and V. Gyuris</i> .....        | 464 |

|                                                                                                                                                         |     |
|---------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| mucke - efficient mu-calculus model checking                                                                                                            |     |
| <i>A. Biere</i> .....                                                                                                                                   | 468 |
| prod 3.2 - An advanced tool for efficient reachability analysis                                                                                         |     |
| <i>K. Varpaaniemi, K. Heljanko, and J. Lilius</i> .....                                                                                                 | 472 |
| VeriSoft: A tool for the automatic analysis of concurrent reactive software                                                                             |     |
| <i>P. Godefroid</i> .....                                                                                                                               | 476 |
| RuleBase: Model checking at IBM                                                                                                                         |     |
| <i>I. Beer, S. Ben-David, C. Eisner, D. Geist, L. Gluhovsky, T. Heyman,</i><br><i>A. Landver, P. Paanah, Y. Rodeh, G. Ronin, and Y. Wolfstahl</i> ..... | 480 |
| Author Index .....                                                                                                                                      | 485 |