Abstract
Field-programmable gate arrays have the potential to provide reconfigurability in the presence of faults. In this paper, we have investigated the problem of partially reconfiguring FPGA mapped designs. We present a maximum matching based algorithm to reconfigure the placement on an FPGA with little or no impact on circuit performance. Experimental results indicate the algorithm works well for both fault tolerance and reconfigurable computing applications. We also present the motivation and feasibility of using a similar approach for dynamic circuit reconfigurability.
partially supported by contract number F33615-96-C-1912 from Wright Laboratories of the US Air Force
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
S. D. Brown, R. J. Fancis, J. Rose, and Z. G. Vransic. Field-Programmable Gate Arrays. Kluwer Academic Publishers, 1992.
S. Durand and C. Piguet. FPGA with Selfrepair Capabilities. In ACM Second International Workshop on Field-Programmable Gate Arrays, pages 1–6, Feburary 1994.
S. Dutt and F. Hanchek. REMOD: A New Methodology for Designing FaultTolerant Arithmetic Circuits. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5:34–56, March 1997.
S. Even. Graph Algorithms. Computer Science Press, 1979.
F. Hanchek and S. Dutt. Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGAs. In Proceedings of the IEEE International Conference on VLSI Design, pages 225–229, January 1996.
F. Hatori, T.Sakurai, K. Sawada, M. Takahashi, M. Ichida, M. Uchida, I. Yoshii, Y. Kawahara, T. Hibi, Y. Sacki, H. Muraga, and K. Kanzaki. Introducing Redundancy in Field Programmable Gate Arrays. In Proceedings of the IEEE International Conference on Custom Integrated Circuits, pages 7.1.1-7.1.4, 1993.
N. J. Howard, A. M. Tyrrell, and N. M. Allinson. The Yield Enhancement of Field-Programmable Gate Arrays. IEEE Transactions on VLSI Systems, 2:115–123, March 1994.
Xilinx Inc. The Programmable Logic Data Book. Xilinx, 2100 Logic Drive, San Jose, CA 95124-3400, 1995.
J. L. Kelly and P. A. Ivey. A Novel Approach to Defect Tolerant Design for SRAM Based FPGAs. In ACM Second International Workshop on Field-Programmable Gate Arrays, pages 1–11, Feburary 1994.
K. Keutzer. Challenges in CAD for the One Million Gate FPGA. In ACM Fifth International Symposium on Field-Programmable Gate Arrays, pages 133–134, Feburary 1997.
F. T. Leighton and P. W. Shor. Tight Bounds for Minimax Grid Matching with Applications to Average Case Analysis of Algorithms. In Proceedings of the Symposium on Theory of Computing, pages 91–103, May 1986.
A. Mathur, K. C. Chen, and C. L. Liu. Re-engineering of Timing Constrained Placements for Regular Architectures. In IEEE/ACM International Conference on Computer Aided Design, pages 485–490, November 1995.
C. Papadimitriou and K. Steiglitz. Combinatorial Optimization. Prentice Hall Pubblishers, 1982.
J. Rose and D. Hill. Architectural and Physical Design Challenges for One-Million Gate FPGAs and Beyond. In ACM Fifth International Symposium on Field-Programmable Gate Arrays, pages 129–132, Feburary 1997.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Emmert, J.M., Bhatia, D. (1997). Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol 1304. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63465-7_219
Download citation
DOI: https://doi.org/10.1007/3-540-63465-7_219
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63465-2
Online ISBN: 978-3-540-69557-8
eBook Packages: Springer Book Archive