Skip to main content
SpringerLink
Log in
Book cover

International Workshop on Field Programmable Logic and Applications

FPL 1997: Field-Programmable Logic and Applications pp 183–192Cite as

Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic

  • Reconfiguration II
  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1304))

Abstract

Dynamically reconfigurable FPGAs are increasingly being used to speed up algorithms that would previously have been executed on computers. Reconfiguration latency is the time that elapses between a request for new circuitry to be loaded onto an FPGA and the point at which the circuitry is ready for use. It is a critical parameter in the design of dynamically reconfigurable systems used for algorithm acceleration and needs to be evaluated early in the design cycle. This paper reports on the development of expert system techniques for the a priori estimation of reconfiguration latency,

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Lysaght, P. and Stockwood, J. A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on VLSI Systems, Sept. 1996

    Google Scholar 

  2. Burns et al A Dynamic Reconfiguration Run-time System D. Buell and K. Pocek (eds.), Proceedings of IEEE Workshop on FCCMs, USA, 1997.

    Google Scholar 

  3. Diessel, O. Run-time compaction of FPGA designs, ibid.

    Google Scholar 

  4. Brebner, G. A Virtual Hardware Operating System for the XC6200 In, R. W. Hartenstein, M. Glesner (eds.) Field-Programmable Logic, pp. 327–336, Springer Verlag, Germany, 1996.

    Google Scholar 

  5. Faura, J., et al Multicontext dynamic reconfiguration and real time probing on a novel mixed signal programmable device with on-chip microprocessor, ibid.

    Google Scholar 

  6. Eggers, H., Lysaght, P., Dick, H., and McGregor, G., Fast, Reconfigurable, Crosspoint Switching in FPGAs, In, R. W. Hartenstein, M. Glesner (eds.) Field-Programmable Logic, Springer Verlag, Germany, 1996, pp. 297–306

    Google Scholar 

  7. Hutchings, B.L. & Wirthlin, M., J Implementation Approaches for Reconfigurable Logic Applications in Field Programmable Logic and Applications, pp.419–428, Moore, W. & Luk, W., Eds., Springer-Verlag, 1995.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Electronic and Electrical Engineering, University of Strathclyde, 204 George Street, G1 1XW, Glasgow

    Patrick Lysaght

Authors
  1. Patrick Lysaght
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Wayne Luk Peter Y. K. Cheung Manfred Glesner

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lysaght, P. (1997). Towards an expert system for a priori estimation of reconfiguration latency in dynamically reconfigurable logic. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol 1304. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63465-7_223

Download citation

  • DOI: https://doi.org/10.1007/3-540-63465-7_223

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-63465-2

  • Online ISBN: 978-3-540-69557-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation