Abstract
The Java Environment for Reconfigurable Computing (JERC) is a software environment for reconfigurable coprocessor applications. This environment consisting of only a standard Java compiler and a set of libraries. Using JERC, configuration, reconfiguration and host runtime operation is supported. JERC also features design compile times on the order seconds and built-in support for parameterized macros.
This is a preview of subscription content, log in via an institution.
Preview
Unable to display preview. Download preview PDF.
References
Peter M. Athanas and Harvey F. Silverman. Processor reconfiguration through instruction-set metamorphosis. IEEE Computer, 26(3):11–18, March 1993.
David Galloway. The transmogrifier C hardware description language and compiler for FPGAs. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 136-144, Los Alamitos, CA, April 1995. IEEE Computer Society Press.
Maya Gokhale and Aaron Marks. Automatic synthesis of parallel programs targeted to dynamically reconfigurable logic arrays. In Will Moore and Wayne Luk editors, Field-Programmable Logic and Applications, pages 399-408, 1996. Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications, FPL 95. Lecture Notes in Computer Science 972.
Steven A. Guccione. Programming Fine-Grained Reconfigurable Architectures. PhD thesis, The University of Texas at Austin, May 1995.
Steven A. Guccione. List of FPGA-based computing machines. World Wide Web page http://www.io.com/~guccione/HW_Iist.html, 1997.
Shaori Guo and Wayne Luk. Compiling ruby into FPGAs. In Will Moore and Wayne Luk, editors, Field-Programmable Logic and Applications, pages 188-197, 1996. Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications, FPL 95. Lecture Notes in Computer Science 972.
Reiner W. Hartenstein, Alexander G. Hirschbiel, Michael Reidmüller, Karin Schmidt, and Michael Weber. A novel ASIC design approach based on a new machine paradigm. IEEE Journal of Solid-State Circuits, 26(7):975–989, July 1991.
Christian Iseli and Eduardo Sanchez. A C++ compiler for FPGA custom execution unit synthesis. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 173-179, Los Alamitos, CA, April 1995. IEEE Computer Society Press.
James B. Peterson, R. Brendan O'Connor, and Peter M. Athanas. Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures. In Kenneth L. Pocek and Jeffrey Arnold, editors, IEEE Symposium on FPGAs for Custom Computing Machines, pages 178-187, Los Alamitos, CA, April 1996. IEEE Computer Society Press.
Markus Weinhardt. Portable pipeline synthesis for FCCMs. In Reiner W. Hartenstein and Manfred Glesner, editors, Field-Programmable Logic: Smart Applications, New Paradigms and Compilers, pages 1-13, 1996. Proceedings of the 6th International Workshop on Field-Programmable Logic and Applications, FPL 96. Lecture Notes in Computer Science 1142.
Xilinx, Inc. The Programmable Logic Data Book, 1996.
Xilinx, Inc. XC6200 Development System, 1997.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lechner, E., Guccione, S.A. (1997). The Java Environment for Reconfigurable Computing. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol 1304. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63465-7_233
Download citation
DOI: https://doi.org/10.1007/3-540-63465-7_233
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63465-2
Online ISBN: 978-3-540-69557-8
eBook Packages: Springer Book Archive