Skip to main content

A reconfigurable coprocessor for a PCI-based real time computer vision system

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1304))

Abstract

This paper describes a reconfigurable coprocessor based on an Altera CPLD, specifically designed for a real-time computer vision system. An overview of the system is given and the architecture of the coprocessor is described, discussing the utility of its distributed memory organization for image processing applications.

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. PCI Local Bus Specification. Revision 2.l., 1995.

    Google Scholar 

  2. F. Lisa, J. Noguera, F. Cuadrado, D. Rexachs, J. Carrabina; “A PCI-based real time Image Acquisition and Processing System”; VII Simposium Nacional de Reconocimiento de Formas y Analisis de Imágenes; Barcelona, Spain; April 1997

    Google Scholar 

  3. O.T.Albaharna, P.Y.K.Cheung, T.J. Clarke; “On the Viability of FPGA-Based Integrated Coprocessors”; Proc. Of the 1996 IEEE Symposium on FPGAs for Custom Computing Machines.

    Google Scholar 

  4. R.J.Petersen, B.L.Hutchings; “An Assessment of the Suitability of FPGA-Based Systems for Use in Digital Signal Processig”; Proc. Of the 1995 Intl. Workshop on Field Programmable Logic and Applications

    Google Scholar 

  5. P.M. Athanas, A.L. Abbott; “Real-Time Image Processing on a Custom Computing Platform”; IEEE Computer, Feb. 1995, pp 16–24

    Google Scholar 

  6. S.C.Chan, H.O.Ngai, K.L. Ho; “A programmable image Processing system using FPGAs”; Int. J. Of Electronics, 1993, vol. 75, No. 4, pp 725–730

    Google Scholar 

  7. P. Dunn; “A Configurable Logic Processor for Machine Vision”; Proc. Of 1995 Int. Workshop on Field Programmable Logic and Applications.

    Google Scholar 

  8. S.Brown, J. Rose; “FPGAs and CPLD Architectures: a Tutorial”; IEEE Design and Test of Computers, Summer Issue, 1996.

    Google Scholar 

  9. R. W. Hartenstein, J. Becker. R. Kress; “Custom Computing Machines vs. Hardware-Software Co-Design: From a Globalized Pint of View”; Proc. Of the 1996 Intl. Workshop on Field Programmable Logic and Applications.

    Google Scholar 

  10. H. Hwang, D. Kumar-Panda; “The USC Orthogonal Multiprocessor for Image Understanding”; in Parallel Architectures and Algorithms for Image Understanding; V.K. Prasanna Kumar ed.; Academic Press, 1991

    Google Scholar 

  11. D. Benftez-Dfaz, J. Carrabina; "Modular Architectures for Custom-Built Systems Oriented to Real Time Artificial Vision Tasks"; Proceedings of EUROMICRO — Design of Hardware / Software Systems; 1995

    Google Scholar 

  12. D. Ridgeway; “Designing Complex 2-Dimensional Convolution Filters”; The Programmable Logic Data Book; Xilinx, 1994

    Google Scholar 

  13. G. Knittel “A PCI-compatible FPGA-Coprocessor for 2D/3D Image Processing” 1996 IEEE Symposium on FPGAs for Custom Computing Machines

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Wayne Luk Peter Y. K. Cheung Manfred Glesner

Rights and permissions

Reprints and permissions

Copyright information

© 1997 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Lisa, F., Cuadrado, F., Rexachs, D., Carrabina, J. (1997). A reconfigurable coprocessor for a PCI-based real time computer vision system. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol 1304. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63465-7_244

Download citation

  • DOI: https://doi.org/10.1007/3-540-63465-7_244

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-63465-2

  • Online ISBN: 978-3-540-69557-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics