Abstract
The implementation of real-time digital controllers for low-power compact high performance mechanisms is a challenging task in the design of mechatronic micro-systems such as robots, fine positioning devices and intelligent drives. While ASIC and DSP solutions lead to very expensive design processes and high-power consumption realizations, respectively, FPGA implementations using parallel arithmetic are limited by size constraints. Serial arithmetic with most significant digit first, called on-line arithmetic, offers the necessary size reduction and acceleration of speed. In this approach traditional functions, such as analog to digital conversions and control data calculations can be combined. FPGA implementation of digital control algorithms using on-line arithmetic leads to efficient real-time realizations with small size, high speed and low power consumption.
Preview
Unable to display preview. Download preview PDF.
References
R. Hartley and P. Corbett, “Digit-serial processing techniques”, IEEE Transactions on Circuits and Systems, vol. 37, no. 6, pp. 707–719, June 1990.
M.D. Ercegovac and T. Lang, “Module to perform multiplication, division and square root in systolic arrays for matrix computations”, Journal of Parallel and Distributed Computing, vol. 11, pp. 212–221, 1991.
M.D. Ercegovac, “On-line arithmetic: an overview.”, in SPIE, Real Time Signal Processing VII, SPIE, Ed., 1984, pp. 86–93.
J.C. Bajard, J. Duprat, S. Kla, and J.M. Muller,“Some operators for on-line radix-2 computations”, Journal of Parallel and Distributed Computing, vol. 22, pp. 336–345, 1994.
M.D. Ercegovac and K.S. Trivedi, “On-line algorithms for division and multiplication”, IEEE Trans. Comp., vol. C-26, no. 7, pp. 681–687, 1977.
M.J. Irwin and R.M. Owens, “On-line algorithms for the design of pipeline architecture”, in 4th Symposium on Computer Architecture. 1979, IEEE Computer Society Press.
A. Avizienis, “Signed-digit number representations for fast parallel arithmetic”, IRE Transactions on Electronic Computers, vol. 10, pp. 389–400, 1961, Reprinted in E.E. Swartzlander, Computer Arithmetic, Vol. 2, IEEE Computer Society Press Tutorial, 1990.
Doug Conner, “Reconfigurable logic: Hardware speed with software flexibility”, EDN Europe, pp. 15–23, July 1996.
M.D. Ercegovac and T. Lang, “On-the-fly conversion of redundant into conventional representations”, IEEE Transactions on Computers, vol. C-36, no. 17, pp. 895–897, July 1987.
Actel, ACT Family FPGA Databook, Actel Corporation, 1996.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1997 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Tisserand, A., Dimmler, M. (1997). FPGA implementation of real-time digital controllers using on-line arithmetic. In: Luk, W., Cheung, P.Y.K., Glesner, M. (eds) Field-Programmable Logic and Applications. FPL 1997. Lecture Notes in Computer Science, vol 1304. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-63465-7_253
Download citation
DOI: https://doi.org/10.1007/3-540-63465-7_253
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-63465-2
Online ISBN: 978-3-540-69557-8
eBook Packages: Springer Book Archive