Skip to main content

A parallel algorithm for minimum cost path computation on polymorphic processor array

  • Reconfigurable Architectures Workshop Peter M. Athanas, Virginia Tech, USA Reiner W. Hartenstein, University of Kaiserslautern, Germany
  • Conference paper
  • First Online:
Book cover Parallel and Distributed Processing (IPPS 1998)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1388))

Included in the following conference series:

  • 107 Accesses

Abstract

This paper describes a new parallel algorithm for Minimum Cost Path computation on the Polymorphic Processor Array, a massively parallel architecture based on a reconfigurable mesh interconnection network. The proposed algorithm has been implemented using the Polymorphic Parallel C language and has been validated through simulation. The proposed algorithm for the Polymorphic Processor Array, delivers the same performance, in terms of computational complexity, as the hypercube interconnection network of the Connection Machine, and as the Gated Connection Network.

The work described in this paper has been supported by research grants from CNR (Italian Consiglio nazionale delle Ricerche) and MURST (Ministero dell'Università e della Ricerca Scientifica).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. R. Miller, V.K. Prasanna-Kumar: D.I. Reisis and Q. F. Stout, Parallel Computations on Reconfigurable Meshes. IEEE Trans. on Computers, Vol. 42, No. 6, pp. 678692, June 1993

    Article  Google Scholar 

  2. M. Maresca, H. Li and P. Baglietto: Hardware Support for Fast Reconfigurability in Processor Arrays. Proc. of the International Conference on Parallel Processing (ICPP), St. Charles (IL), August 1993.

    Google Scholar 

  3. M. Maresca and P. Baglietto: A Programming Model for Reconfigurable Mesh Based Parallel Computers. Proc. of the Working Conference on Massively Parallel Programming Models (IEEE Press), Berlin (Germany), Sept 20–22, 1993.

    Google Scholar 

  4. W. D. Hillis: The Connection Machine. The MIT Press, Cambridge (MA), 1985.

    Google Scholar 

  5. D. B. Shu, J. G. Nash: The Gated Interconnection Network for Dynamic Programming. Concurrent Computations, S. K. Tewsburg, B. W. Dickinson and S. C. Schwartz eds., Plenum Publishing Company, pp. 645–658.

    Google Scholar 

  6. B. F. Wang and G. C. Chen: Constant Time Algorithms for the Transistive Closure and Some Related Graph Problem on Processor Arrays with Reconfigurable Bus System. IEEE Trans. on Parallel and Distributed Systems Vol. 1, No. 4, pp. 500–507, 1990. *** DIRECT SUPPORT *** A0008D07 00002

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

José Rolim

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Baglietto, P., Maersca, M., Migliardi, M. (1998). A parallel algorithm for minimum cost path computation on polymorphic processor array. In: Rolim, J. (eds) Parallel and Distributed Processing. IPPS 1998. Lecture Notes in Computer Science, vol 1388. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-64359-1_666

Download citation

  • DOI: https://doi.org/10.1007/3-540-64359-1_666

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64359-3

  • Online ISBN: 978-3-540-69756-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics