Abstract
This paper presents an integrated design system called SPARCS (Synthesis and Partitioning for Adaptive Reconfigurable Computing Systems) for automatically partitioning and synthesizing designs for reconfigurable boards with multiple field-programmable devices (FPGAS). The SPARCS system accepts design specifications at the behavior level, in the form of task graphs. The system contains a temporal partitioning tool to temporally divide and schedule the tasks on the reconfigurable architecture, a spatial partitioning tool to map the tasks to individual FPGAs, and a high-level synthesis tool to synthesize efficient register-transfer level designs for each set of tasks destined to be downloaded on each FPGA. Commercial logic and layout synthesis tools are used to complete logic synthesis, placement, and routing for each FPGA design segment. A distinguishing feature of the SPARCS system is the tight integration of the partitioning and synthesis tools to accurately predict and control design performance and resource utilizations. This paper presents an overview of SPARCS and the various algorithms used in the system, along with a brief description of how a JPEG-like image compression algorithm is mapped to a Multi-FPGA board using SPARCS.
This work is supported in part by the US Air Force, Wright Laboratory, WPAFB, under contract number F33615-97-C-1043.
Preview
Unable to display preview. Download preview PDF.
References
M. Vasilko and D. Ait-Boudaoud, “Architectural Synthesis Techniques for Dynamically Reconfigurable Logic”, FPL'96.
M. Vootukuru, R. Vemuri, and N. Kumar, “Resource Constrained RTL Partitioning for Synthesis of Multi-FPGA Designs”, Proceedings of the 10th International Conference on VLSI Design, IEEE Press, 12 pages, 140–144, January 1997.
M. Kaul and R. Vemuri, “Optimal Temporal Partitioning and Synthesis for Reconfigurable Architectures”, to appear in Design, Automation, and Test in Europe, February 98.
Holland J., “Adaptation in Natural and Artificial Systems”, Ann Arbor: University of Michigan Press, 1975.
Ram Vemuri, “Genetic Algorithms for Partitioning, Placement, and Layer Assignment for Multichip Modules”, PhD thesis, University of Cincinnati, USA, July 1994.
V. Srinivasan, S. Radhakrishnan, and R. Vemuri, “Hardware/Software Partitioning with Integrated Hardware Design Space Exploration”, to appear in Design, Automation, and Test in Europe, February 1998.
J.Roy, R.Dutta, N.Kumar, R.Vemuri, “DSS: A Distributed High-Level Synthesis System for VHDL Specifications”, IEEE Design and Test of Computers 1992.
Gregory K. Wallace, “The JPEG Still Picture Compression Standard”, Communications of the ACM, pages 30–41, April 1991.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Ouaiss, I., Govindarajan, S., Srinivasan, V., Kaul, M., Vemuri, R. (1998). An integrated partitioning and synthesis system for dynamically reconfigurable Multi-FPGA architectures. In: Rolim, J. (eds) Parallel and Distributed Processing. IPPS 1998. Lecture Notes in Computer Science, vol 1388. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-64359-1_669
Download citation
DOI: https://doi.org/10.1007/3-540-64359-1_669
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64359-3
Online ISBN: 978-3-540-69756-5
eBook Packages: Springer Book Archive