Skip to main content

Reconfigurable Wormhole Networks: A Realistic Approach

  • Workshop on Randomized Parallel Computing Panos Pardalos, University of Florida, Gainesville Sanguthevar Rajasekaran, University of Florida, Gainesville
  • Conference paper
  • First Online:
  • 67 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1388))

Abstract

The major problem in an interconnection network is related with the contention due to message blocking. In order to avoid this problem, many alternatives have been proposed in the literature, mainly adaptive routing, random routing and dynamic network reconfiguration. Our paper deals with dynamic reconfigurable networks. Reconfigurable networks are an alternative to reduce the negative effect that congestion produces on the performance of the network. Network reconfiguration can be done in different ways. Our researches are focused on dynamic reconfiguration. This technique consists basically of placing the different processors in the network in those positions which, at each computational moment and according to the existing communication pattern among them, are more adequate for the development of such computation.

In this paper we present the foundations of reconfigurable network architecture. The reconfiguration capacity is based on a reconfiguration algorithm distributed in each node. This algorithm is based on a cost function, requires only local information and picks up the characteristics of the reconfiguration adopted technique. We discuss these features and adjust the different parameters that the reconfiguration algorithm has. We have also studied the deadlock problem in reconfigurable interconnection networks and we detail the solution adopted in our approach. Finally, we have evaluated the performance of this technique under randomized hot-spot workload.

This work was supported in part by Spanish CICYT under Grant TIC97-0897-C04

This is a preview of subscription content, log in via an institution.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Dandamudi, S.P., Eager, D.L.: Hot-spot contention in binary hypercube networks. IEEE Transactions on Computers 41, No. 2 (1992) 239–244

    Article  Google Scholar 

  2. Dally, W.J., Seitz, C.L.: Deadlock-free message routing in multiprocessor interconnection networks. IEEE Transactions on Computers C-36 No. 5 (1987) 547–553

    Google Scholar 

  3. Duato, J.: A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Transactions on Parallel and Distributed Systems 4 No. 12 (1993) 1320–1331

    Article  Google Scholar 

  4. Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks: An engineering approach. IEEE Computer Society Press (1997)

    Google Scholar 

  5. Fraboul, Ch., Rousselot, J.Y., Siron, P.: Software tools for developing programs on a reconfigurable parallel architecture. In D. Grassilloud, J.C. Grossetie, editors, Computing with Parallel Architectures: T. Node Kluwer Academic Publishers (1991) 101–110

    Google Scholar 

  6. Garcia, J.M., Duato, J.: Dynamic reconfiguration of multicomputer networks: Limitations and tradeoffs. In P. Milligan, A. Nuñez, editors, Euromicro Workshop on Parallel and Distributed Proces., IEEE Computer Society Press (1993) 317–323

    Google Scholar 

  7. Garcia, J.M., Sánchez, J.L., González, P.: Pepe: A trace-driven simulator to evaluate reconfigurable multicomputer architectures. Springer Lecture Notes in Computer Science 1184 (1996) 302–311

    Google Scholar 

  8. Kermani, P., Kleinrock, L.: Virtual cut-through: A new computer communication switching technique. Computer Networks 3 (1979) 267–286

    Article  Google Scholar 

  9. Lawrie, D.H.: Access and alignment of data in an array processor. IEEE Transactions on Computers C-24 No. 12 (1975) 1145–1155

    Google Scholar 

  10. Pfister, G.F., Norton, V.A.: Hot spot contention and combining in multistage interconnect networks. IEEE Transactions on Computers C-34 No. 10 (1985) 943–948

    Google Scholar 

  11. Sánchez, J.L., Duato, J., Garcia, J.M.: Using channel pipelining in reconfigurable interconnection networks. 6th Euromicro Workshop on Parallel and Distributed Processing (1998) 120–126

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

José Rolim

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Sánchez, J.L., Garcia, J.M., Alfaro, F.J. (1998). Reconfigurable Wormhole Networks: A Realistic Approach. In: Rolim, J. (eds) Parallel and Distributed Processing. IPPS 1998. Lecture Notes in Computer Science, vol 1388. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-64359-1_717

Download citation

  • DOI: https://doi.org/10.1007/3-540-64359-1_717

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-64359-3

  • Online ISBN: 978-3-540-69756-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics