Abstract
In this paper, we present a methodology for mapping an Embedded Signal Processing (ESP) application onto HPC platforms such that the throughput performance is maximized. Previous approaches used a linear pipelined execution model which restrict the mapping choices. We show that the “optimal” solution obtained under that model can be improved, using the proposed execution model. Based on the new model, a three-step task mapping methodology is developed. The methodology is demonstrated by designing Software Task Pipelines for modern radar and sonar signal processing applications. Experimental results show improved performance using our approach over those obtained by previous approaches.
Work supported in part by DARPA Embedded Systems Program under contract no. DABT63-95-C-0092 monitored by Fort Hauchuca.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
References
R. Bernecky, “Sonar Beamforming Challenge Problems, ” Presented at the DARPA/ITO Embeddable Systems PI Meeting, San Diego, June 1996.
A. Choudhary, B. Narahari, D. Nicol, and R. Meeting, “Optimal Processor Assignment for a Class of Pipelined Computations, ” IEEE Trans. Parallel and Distributed Systems, Vol. 5, No. 4, April 1994, pp. 439–445.
R.A. Games, J.A. Torres, and R.T. Williams, “RT-STAP: Real-Time Space-Time Adaptive Processing Benchmark”, MITRE Corporation, June 1996.
M. Leonhardt, “Implementation of Minimum Variance Distortionless Response (MVDR) Adaptive Beamforming Algorithm, ” NUSC Technical Document 8453, July 1989.
Y. W. Lim and V. K. Prasanna, “Scalable Portable Implementations of Space-Time Adaptive Processing”, 10th International Conference on High Performance Computers, Ottawa, Canada, 1996.
Y. W. Lim, P. B. Bhat, and V. K. Prasanna, “Efficient Algorithms for Block-Cyclic Redistribution of Arrays, ” IEEE Symposium on Parallel and Distributed Processing, Oct. 1996.
W. Liu and V. K. Prasanna, “Software Pipelines for Real-Time Adaptive Sonar Beamforming, ” Manuscript, Department of EE-Systems, University of Southern California, June 1997.
J. Subhlok, and G. Vondran, “Optimal Mapping of Sequences of Data Parallel tasks, ” in proceedings of the Fifth ACM SIGPLAN Symposium on Principles and Practices of Parallel Programming, July 1995.
J. Subhlok and G. Vondran, “Optimal Latency-Throughput Tradeoffs for Data Parallel Pipelines, ” in proceedings of Eighth Annual ACM Symposium on Parallel Algorithms and Architecture (SPAA), June 1996.
C. L. Wang, P. B. Bhat, and V. K. prasanna, “High-Performance Computing for Vision, ” in proceedings of the IEEE, vol. 84, No. 7, July 1996.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1998 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Lee, M., Liu, W., Prasanna, V.K. (1998). A mapping methodology for designing software task pipelines for embedded signal processing. In: Rolim, J. (eds) Parallel and Distributed Processing. IPPS 1998. Lecture Notes in Computer Science, vol 1388. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-64359-1_759
Download citation
DOI: https://doi.org/10.1007/3-540-64359-1_759
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-64359-3
Online ISBN: 978-3-540-69756-5
eBook Packages: Springer Book Archive