

Lecture Notes in Computer Science

Edited by G. Goos, J. Hartmanis and J. van Leeuwen

1417

Springer

Berlin

Heidelberg

New York

Barcelona

Budapest

Hong Kong

London

Milan

Paris

Singapore

Tokyo

Sudhakar Yalamanchili José Duato (Eds.)

Parallel Computer Routing and Communication

Second International Workshop, PCRCW'97
Atlanta, Georgia, USA, June 26-27, 1997
Proceedings



Springer

Series Editors

Gerhard Goos, Karlsruhe University, Germany

Juris Hartmanis, Cornell University, NY, USA

Jan van Leeuwen, Utrecht University, The Netherlands

Volume Editors

Sudhakar Yalamanchili

Georgia Institute of Technology

School of Electrical and Computer Science

Atlanta, Georgia, 30332-0250, USA

E-mail: sudha@ece.gatech.edu

José Duato

Facultad de Informática, Universidad Politécnica de Valencia

Camino de Vera s/n, E-46071 Valencia, Spain

E-mail: jduato@gap.upv.es

Cataloging-in-Publication data applied for

Die Deutsche Bibliothek - CIP-Einheitsaufnahme

Parallel computer routing and communication : second international workshop ; proceedings / PCRCW '97, Atlanta, Georgia, USA, June 26 - 27, 1997 / Sudhakar Yalamanchili ; José Duato (ed.). - Berlin ; Heidelberg ; New York ; Barcelona ; Budapest ; Hong Kong ; London ; Milan ; Paris ; Santa Clara ; Singapore ; Tokyo : Springer, 1998

(Lecture notes in computer science ; Vol. 1417)

ISBN 3-540-64571-3

CR Subject Classification (1991): C.2, C.1.2, B.4.3, C.4, F.2

ISSN 0302-9743

ISBN 3-540-64571-3 Springer-Verlag Berlin Heidelberg New York

This work is subject to copyright. All rights are reserved, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, re-use of illustrations, recitation, broadcasting, reproduction on microfilms or in any other way, and storage in data banks. Duplication of this publication or parts thereof is permitted only under the provisions of the German Copyright Law of September 9, 1965, in its current version, and permission for use must always be obtained from Springer-Verlag. Violations are liable for prosecution under the German Copyright Law.

© Springer-Verlag Berlin Heidelberg 1998

Printed in Germany

Typesetting: Camera-ready by author

SPIN 10637396

06/3142 - 5 4 3 2 1 0

Printed on acid-free paper

Preface

This workshop was a continuation of the PCRCW '94 workshop that focused on issues in parallel communication and routing in support of parallel processing. The workshop series provides a forum for researchers and designers to exchange ideas with respect to challenges and issues in supporting communication for high-performance parallel computing.

Within the last few years we have seen the scope of interconnection network technology expand beyond traditional multiprocessor systems to include high-availability clusters and the emerging class of system area networks. New application domains are creating new requirements for interconnection network services, e.g., real-time video, on-line data mining, etc. The emergence of quality-of-service guarantees within these domains challenges existing approaches to interconnection network design. In the recent past we have seen the emphasis on low-latency software layers, the application of multicomputer interconnection technology to distributed shared-memory multiprocessors and LAN interconnects, and the shift toward the use of commodity clusters and standard components. There is a continuing evolution toward powerful and inexpensive network interfaces, and low-cost, high-speed routers and switches from commercial vendors. The goal is to address the above issues in the context of networks of workstations, multicomputers, distributed shared-memory multiprocessors, and traditional tightly-coupled multiprocessor interconnects.

The PCRCW '97 workshop presented 20 regular papers and two short papers covering a range of topics dealing with modern interconnection networks. It was hosted by the Georgia Institute of Technology and sponsored by the Atlanta Chapter of the IEEE Computer Society.

We would like to thank the program committee members for their time and effort in organizing this workshop, and the reviewers for ensuring timely reviews under a very short time-line. We are grateful to L. Ni for the use of his web-based review system and D. Panda and C. Stunkel for enhancements to the same. These systems considerably simplified the review process. We are grateful to the efforts of Diana Fouts and D. Schimmel for the production of the proceedings. Special thanks are due to D. Fouts, Pam Halverson, and the Georgia Tech Department of Continuing Education for their contribution in handling the local arrangements and the numerous details.

As the result of the efforts of many people, we hope you find the workshop proceedings informative, stimulating, and useful in your endeavors.

June 1997

Sudhakar Yalamanchili and José Duato

Program Committee

Sudhakar Yalamanchili

Georgia Institute of Technology (Co-Chair)

José Duato

Universidad Politécnica de Valencia (Co-Chair)

Kevin Bolding

Seattle Pacific University

Rajendra Boppana

University of Texas at San Antonio

Suresh Chalasani

University of Wisconsin

Michael Galles

Silicon Graphics, Inc.

Lionel Ni

Michigan State University

Dhabaleswar K. Panda

Ohio State University

Timothy Pinkston

University of Southern California

David Schimmel

Georgia Institute of Technology

Kang G. Shin

University of Michigan

Larry Snyder

University of Washington

Referees

D. P. Agrawal
K. Bolding
R. Boppana
G. Byrd
S. Chalasani
J. Duato
M. Galles
C. Hyatt
C. T. King
L. Kucera
P. Lopez
N. Mckenzie
R. Melham
W. A. Najjar
L. Ni
D. K. Panda
T. Pinkston
D. Schimmel
J. Sengupta
K. G. Shin
A. Smai
L. Snyder
L. Thorelli
D. S. Wills
S. Yalamanchili

Table of Contents

Keynote Address

Approaches to Quality of Service in High-Performance Networks

A. A. Chien

University of Illinois and Hewlett Packard Laboratories, USA1

Session I *Routing I*

Session Chair: R. Bopanna

University of Texas at San Antonio, US

Integrated Multi-class Routing

M. L. Fulgham and L. Snyder

University of Washington, USA21

Congestion Control in the Wormhole-Routed Torus with Clustering and Delayed Deflection

C. Hyatt and D. P. Agrawal

North Carolina State University, USA.....33

Multicasting in Irregular Networks with Cut-Through Switches Using Tree-Based Multidestination Worms

R. Sivaram, D. K. Panda and C. B. Stunkel

Ohio State University, USA and IBM T. J. Watson Research Center, USA39

Poster Session

CCSIMD: A Concurrent Communication and Computation Framework for SIMD Machines

V. Garg and D. E. Schimmel

Georgia Institute of Technology, USA.....55

Arctic Switch Fabric

G. A. Boughton

Massachusetts Institute of Technology, USA65

Session II *Router and Network Architectures I*

Session Chair: K. Bolding

Seattle Pacific University, USA

*STREAMER: Hardware Support for Smoothed Transmission of Stored
Video over ATM*

S.-W. Moon, P. Pillai and K. G. Shin

University of Michigan, USA75

Preliminary Evaluation of a Hybrid Deterministic/Adaptive Router

D. Miller and W. A. Najjar

Colorado State University, USA89

*HiPER-P: An Efficient, High-Performance Router for Multicomputer
Interconnection Networks*

P. May, S. M. Chai and D. S. Wills

Georgia Institute of Technology, USA103

Session III *Router and Network Architectures II (Invited Presentations)*

Session Chair: D. Pander

Ohio State University, USA

ServerNet™ II

D. Garcia and W. Watson

Tandem Computers Inc., USA119

Embedded Systems Standards

C. Lund

Mercury Computer Systems, USA137

Challenges in the Design of Contemporary Routers

C. B. Stunkel

IBM T. J. Watson Research Center, USA139

Panel Session153

Moderator: Dhableswar Panda

Ohio State University, USA

Panelists: Andrew Chien, University of Illinois and Hewlett Packard, USA

Al Davis, University of Utah, USA

Thorsten von Eicken, Cornell University, USA

Dave Garcia, Tandem Computers, USA

Craig Stunkel, IBM T. J. Watson Research Center, USA

Session IV *Messaging Layer Support*

D. E. Schimmel

Georgia Institute of Technology, USA

Evaluation of Communication Mechanisms in Invalidate-Based Shared Memory Multiprocessors

G. T. Byrd and M. J. Flynn

Stanford University, USA159

How Can We Design Better Networks for DSM Systems?

D. Dai and D. K. Panda

Ohio State University, USA171

Integration of U-Net into Windows/NT (Invited Presentation)

T. von Eicken

Cornell University, USA185

Session V *Routing II*

Session Chair: T. Pinkston

University of Southern California, USA

Distance-Based Flow Control in Wormhole Networks

A.-H. Smai and L.-E. Thorelli

Royal Institute of Technology, Sweden189

On the Use of Virtual Channels in Networks of Workstations with Irregular Topology

F. Silla and J. Duato

Universidad Politécnica de Valencia, Spain203

Multicasting on Switch-Based Irregular Networks Using Multi-Drop Path-Based Multidestination Worms

R. Kesavan and D. K. Panda

Ohio State University, USA217

Power/Performance Trade-offs for Direct Networks

C. S. Patel, S. M. Chai, S. Yalamanchili and D. E. Schimmel

Georgia Institute of Technology, USA231

Session VI *Router and Network Architectures III*

Session Chair: J. Duato

Universidad Politécnica de Valencia, Spain

*ChaosLAN: Design and Implementation of a Gigabit LAN Using
Chaotic Routing*

N. R. McKenzie, K. Bolding, C. Ebeling and L. Snyder

Mitsubishi Electric Research Laboratory, Seattle Pacific University

University of Washington, USA247

*Does Time-Division Multiplexing Close the Gap Between Memory
and Optical Communication Speeds?*

X. Yuan, R. Gupta and R. Melhem

University of Pittsburg, USA261

Session VII *Deadlock Issues*

Session Chair: S. Yalamanchili

Georgia Institute of Technology, USA

Modeling Message Blocking and Deadlock in Interconnection Networks

S. Warnakulasuriya and T. M. Pinkston

University of Southern California, USA275

*On the Reduction of Deadlock Frequency by Limiting Message
Injection in Wormhole Networks*

P. López, J. M. Martínez, J. Duato and F. Petrini

Universidad Politécnica de Valencia, Spain and Università di Pisa, Italy295

Author's Index309