

Low Power Design Essentials

Series on Integrated Circuits and Systems

Series Editor: Anantha Chandrakasan
Massachusetts Institute of Technology
Cambridge, Massachusetts

Low Power Design Essentials
Jan Rabaey
ISBN 978-0-387-71712-8

Carbon Nanotube Electronics
Ali Javey and Jing Kong (Eds.)
ISBN 978-0-387-36833-7

Wafer Level 3-D ICs Process Technology
Chuan Seng Tan, Ronald J. Gutmann, and L. Rafael Reif (Eds.)
ISBN 978-0-387-76532-7

Adaptive Techniques for Dynamic Processor Optimization: Theory and Practice
Alice Wang and Samuel Naffziger (Eds.)
ISBN 978-0-387-76471-9

mm-Wave Silicon Technology: 60 GHz and Beyond
Ali M. Niknejad and Hossein Hashemi (Eds.)
ISBN 978-0-387-76558-7

Ultra Wideband: Circuits, Transceivers, and Systems
Ranjit Gharpurey and Peter Kinget (Eds.)
ISBN 978-0-387-37238-9

Creating Assertion-Based IP
Harry D. Foster and Adam C. Krolnik
ISBN 978-0-387-36641-8

Design for Manufacturability and Statistical Design: A Constructive Approach
Michael Orshansky, Sani R. Nassif, and Duane Boning
ISBN 978-0-387-30928-6

Low Power Methodology Manual: For System-on-Chip Design
Michael Keating, David Flynn, Rob Aitken, Alan Gibbons, and Kaijian Shi
ISBN 978-0-387-71818-7

Modern Circuit Placement: Best Practices and Results
Gi-Joon Nam and Jason Cong
ISBN 978-0-387-36837-5

CMOS Biotechnology
Hakho Lee, Donhee Ham and Robert M. Westervelt
ISBN 978-0-387-36836-8

SAT-Based Scalable Formal Verification Solutions
Malay Ganai and Aarti Gupta
ISBN 978-0-387-69166-4, 2007

Ultra-Low Voltage Nano-Scale Memories
Kiyoo Itoh, Masashi Horiguchi and Hitoshi Tanaka
ISBN 978-0-387-33398-4, 2007

Continued after index

Jan Rabaey

Low Power Design Essentials

 Springer

Jan Rabaey
Department of Electrical Engineering &
Computer Science (EECS)
University of California
Berkeley, CA 94720
USA
jan@eecs.berkeley.edu

ISSN 1558-9412
ISBN 978-0-387-71712-8 e-ISBN 978-0-387-71713-5
DOI 10.1007/978-0-387-71713-5

Library of Congress Control Number: 2008932280

© Springer Science+Business Media, LLC 2009

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.

The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed on acid-free paper

springer.com


To Kathelijn

For so many years, my true source of support and motivation.

To My Parents

While I lost you both in the past two years, you still inspire me to reach ever further.

Preface



Slide 0.1

Welcome to this book titled “Low Power Design Essentials”. (A somewhat more accurate title for the book would be “Low Power Digital Design Essentials”, as virtually all of the material is focused on the digital integrated-circuit design domain.)

In recent years, power and energy have become one of the most compelling issues in the design of digital circuits. On one end, power has put a severe limitation on how fast we can

run our circuits; at the other end, energy reduction techniques have enabled us to build ubiquitous mobile devices that can run on a single battery charge for an exceedingly long time.

Slide 0.2

You may wonder why there is a need for yet another book on low-power design, as there are quite a number of those already on the market (some of them co-authored by myself). The answer is quite simple: all these books are edited volumes, and target the professional who is already somewhat versed in the main topics of design for power or energy. With these topics becoming one of the most compelling issues in design today, it is my opinion that it is time for a book with *an educational approach*. This means building up from the basics, and exposing the different subjects in a rigorous and methodological way with consistent use of notations and definitions. Concepts are illustrated with examples using state-of-the-art technologies (90 nm and below). The book is primarily intended for use in short-to-medium length courses on low-power design. However, the format also should work well for the working professional, who wants to update her/himself on low-power design in a self-learning manner.

Goals of This Book

- Provide an educational perspective on low-power design for digital integrated circuits
- Promote a structured design methodology for low power/energy design
- Traverse the levels of the design hierarchy
- Explore bounds and roadblocks
- Provide future perspectives

This preface also presents an opportunity for me to address an issue that has been daunting low-power design for a while. Many people in the field seem to think that it is just a “bag of tricks” applied in a somewhat ad hoc fashion, that it needs a guru to get to the bottom, and that the *concept of a low-power methodology* is somewhat an oxymoron. In fact, in recent years researchers

and developers have demonstrated that this need not be the case at all. One of the most important realizations over the past years is that minimum-energy design, though interesting, is not what we truly are pursuing. In general, we design in an energy–delay trade-off space, where we try to find design with the lowest energy for a given performance, or vice versa. A number of optimization and design exploration tools can be constructed that help us to traverse this trade-off space in an informed fashion, and this at all levels of the design hierarchy.

In addition to adhering to such a methodology throughout the text, we are also investigating the main *roadblocks* that we have to overcome in the coming decades if we want to keep reducing the energy per operation. This naturally leads to the question of what the *physical limits* of energy scaling might be. Wherever possible, we also venture some perspectives on the future.

An Innovative Format

- Pioneered in W. Sansen’s book *Analog Design Essentials* (Springer)
- PowerPoint slides present a quick outline of essential points and issues, and provide a graphical perspective
- Side notes provide depth, explain reasonings, link topics
- Supplemented with web-site:
<http://bwrc.eecs.berkeley.edu/LowPowerEssentials>
- An ideal tool for focused-topic courses

Slide 0.3

Already in this preface, you observe the somewhat unorthodox approach the book is taking. Rather than choosing the traditional approach of a lengthy continuous text, occasionally interspersed with some figures, we use the reverse approach: graphics first, text as a side note. In my experience, a single figure does a lot more to convey a message

than a page of text (“A picture is worth a 1000 words”). This approach was pioneered by Willy Sansen in his book *Analog Design Essentials* (also published by Springer). The first time I saw the book, I was immediately captivated by the idea. The more I looked at it, the more I liked it. Hence this book When browsing through it, you will notice that the slides and the notes play entirely

different roles. Another advantage of the format is that the educator has basically all the lecturing material in her/his hands rightaway. Besides distributing the slideware freely, we also offer additional material and tools on the web-site of the book.

Outline

- **Background**
 - [1. Introduction](#)
 - [2. Advanced MOS Transistors and Their Models](#)
 - [3. Power Basics](#)
- **Optimizing Power @ Design Time**
 - [4. Circuits](#)
 - [5. Architectures, Algorithms, and Systems](#)
 - [6. Interconnect and Clocks](#)
 - [7. Memories](#)
- **Optimizing Power @ Standby**
 - [8. Circuits and Systems](#)
 - [9. Memory](#)
- **Optimizing Power @ Runtime**
 - [10. Circuits, Memory, and Systems](#)
- **Perspectives**
 - [11. Ultra Low Power/ VoltageDesign](#)
 - [12. Low Power Design Methodologies and Flows](#)
 - [13. Summary and Perspectives](#)

Slide 0.4

The outline of the book proceeds as follows: After first establishing the basics, we proceed to address power optimization in three different operational modes: design time, standby time, and run time. The techniques used in each of these modes differ considerably. Observe that we treat dynamic and static power simultaneously throughout the text – in today's semiconductor technology, leakage power is virtually on par with switching power.

Hence separating them does not make much sense. In fact, a better design is often obtained if the two are carefully balanced. Finally, the text concludes with a number of general topics such as design tools, limits on power, and some future projections.

Acknowledgements

The contributions of many of my colleagues to this book are greatly appreciated. Without them, building this collection of slides would have been impossible. Especially, I would like to single out the inputs of the following individuals who have contributed in a major way to the book: Ben Calhoun, Jerry Frenkil, and Dejan Marković. As always, it has been an absolute pleasure working with them.

In addition, a large number of people have helped to shape the book by contributing material, or by reviewing the chapters as they emerged. I am deeply indebted to all of them: E. Alon, T. Austin, D. Blaauw, S. Borkar, R. Brodersen, T. Burd, K. Cao, A. Chandrakasan, H. De Man, K. Flautner, M. Horowitz, K. Itoh, T. Kuroda, B. Nikolić, C. Rowen, T. Sakurai, A. Sangiovanni-Vincentelli, N. Shanbhag, V. Stojanović, T. Sakurai, J. Tschanz, E. Vittoz, A. Wang, and D. Wingard, as well as all my graduate students at BWRC.

I also would like to express my appreciation for the funding agencies that have provided strong support to the development of low-power design technologies and methodologies. Especially the FCRP program (and its member companies) and DARPA deserve special credit.

Slide 0.5

Putting a book like this together without help is virtually impossible, and a couple of words of thanks and appreciation are in order. First and foremost, I am deeply indebted to Ben Calhoun, Jerry Frenkil, Dejan Marković, and Bora Nikolić for their help and co-authorship of some of the chapters. In addition, a long list of people have helped in providing the basic slideware used in the text, and in reviewing the

earlier drafts of the book. Special gratitude goes to a number of folks who have shaped the low-power design technology world in a tremendous way – and as a result have contributed enormously to this book: Bob Brodersen, Anantha Chandrakasan, Tadahiro Kuroda, Takayasu Sakurai, Shekhar Borkar, and Vivek De. Working with them over the past decade(s) has been a great pleasure and a truly exciting experience!

Low Power Design – Reference Books

- A. Chandrakasan and R. Brodersen, *Low Power CMOS Design*, Kluwer Academic Publishers, 1995.
- A. Chandrakasan and R. Brodersen, *Low-Power CMOS Design*, IEEE Press, 1998 (Reprint Volume).
- A. Chandrakasan, Bowhill, and Fox, *Design of High-Performance Microprocessors*, IEEE Press, 2001.
 - Chapter 4, "Low-Voltage Technologies," by Kuroda and Sakurai
 - Chapter 3, "Techniques for Leakage Power Reduction," by De, et al.
- M. Keating et al., *Low Power Methodology Manual*, Springer, 2007.
- S. Narendra and A. Chandrakasan, *Leakage in Nanometer CMOS Technologies*, Springer, 2006.
- M. Pedram and J. Rabaey, Ed., *Power Aware Design Methodologies*, Kluwer Academic Publishers, 2002.
- C. Piguet, Ed., *Low-Power Circuit Design*, CRC Press, 2005.
- J. Rabaey and M. Pedram, Ed., *Low Power Design Methodologies*, Kluwer Academic Publishers, 1995.
- J. Rabaey, A. Chandrakasan, and B. Nikolic, *Digital Integrated Circuits - A Design Perspective*, Prentice Hall, 2003.
- S. Roundy, P. Wright and J.M. Rabaey, *Energy Scavenging for Wireless Sensor Networks*, Kluwer Academic Publishers, 2003.
- A. Wang, *Adaptive Techniques for Dynamic Power Optimization*, Springer, 2008.

Slide 0.6–0.7

Every chapter in the book is concluded with a set of references supporting the material presented in the chapter. For those of you who are truly enamored with the subject of low-power design, these slides enumerate a number of general reference works, overview papers, and visionary presentations on the topic.

Low-Power Design – Special References

- S. Borkar, "Design challenges of technology scaling," *IEEE Micro*, 19 (4), p. 23–29, July–Aug. 1999.
- T. Kuroda, T. Sakurai, "Overview of low-power ULSI circuit techniques," *IEICE Trans. on Electronics*, E78-C(4), pp. 334–344, Apr. 1995.
- Journal of Low Power Electronics (JOLPE), <http://www.aspbs.com/jolpe/>
- Proceedings of the IEEE, Special Issue on Low Power Design, Apr. 1995.
- Proceedings of the ISLPED Conference (starting 1994)
- Proceedings of ISSCC, VLSI Symposium, ESSCIRC, A-SSCC, DAC, ASPDAC, DATE, ICCAD conferences

I personally had a wonderful and truly enlightening time putting this material together while traversing Europe during my sabbatical in the spring of 2007. I hope you will enjoy it as well.

Jan M. Rabaey, Berkeley, CA

Contents

1	Introduction	1
2	Nanometer Transistors and Their Models	25
3	Power and Energy Basics	53
4	Optimizing Power @ Design Time: Circuit-Level Techniques	77
5	Optimizing Power @ Design Time – Architecture, Algorithms, and Systems.	113
6	Optimizing Power @ Design Time – Interconnect and Clocks	151
7	Optimizing Power @ Design Time – Memory	183
8	Optimizing Power @ Standby – Circuits and Systems	207
9	Optimizing Power @ Standby – Memory	233
10	Optimizing Power @ Runtime: Circuits and Systems	249
11	Ultra Low Power/Voltage Design	289
12	Low Power Design Methodologies and Flows.	317
13	Summary and Perspectives.	345
	Index	357