

---

# **VLSI-SoC: ADVANCED TOPICS ON SYSTEMS ON A CHIP**

## **IFIP – The International Federation for Information Processing**

IFIP was founded in 1960 under the auspices of UNESCO, following the First World Computer Congress held in Paris the previous year. An umbrella organization for societies working in information processing, IFIP's aim is two-fold: to support information processing within its member countries and to encourage technology transfer to developing nations. As its mission statement clearly states,

*IFIP's mission is to be the leading, truly international, apolitical organization which encourages and assists in the development, exploitation and application of information technology for the benefit of all people.*

IFIP is a non-profitmaking organization, run almost solely by 2500 volunteers. It operates through a number of technical committees, which organize events and publications. IFIP's events range from an international congress to local seminars, but the most important are:

- The IFIP World Computer Congress, held every second year;
- Open conferences;
- Working conferences.

The flagship event is the IFIP World Computer Congress, at which both invited and contributed papers are presented. Contributed papers are rigorously refereed and the rejection rate is high.

As with the Congress, participation in the open conferences is open to all and papers may be invited or submitted. Again, submitted papers are stringently refereed.

The working conferences are structured differently. They are usually run by a working group and attendance is small and by invitation only. Their purpose is to create an atmosphere conducive to innovation and development. Refereeing is less rigorous and papers are subjected to extensive group discussion.

Publications arising from IFIP events vary. The papers presented at the IFIP World Computer Congress and at open conferences are published as conference proceedings, while the results of the working conferences are often published as collections of selected and edited papers.

Any national society whose primary activity is in information may apply to become a full member of IFIP, although full membership is restricted to one society per country. Full members are entitled to vote at the annual General Assembly, National societies preferring a less committed involvement may apply for associate or corresponding membership. Associate members enjoy the same benefits as full members, but without voting rights. Corresponding members are not represented in IFIP bodies. Affiliated membership is open to non-national societies, and individual and honorary membership schemes are also offered.

# **VLSI-SoC: ADVANCED TOPICS ON SYSTEMS ON A CHIP**

*IFIP TC 10/WG 10.5 and IEEE/CEDA  
A Selection of Extended Versions of the Best Papers  
of the Fourteenth International Conference on  
Very Large Scale Integration of Systems on Chip  
(VLSI-SoC2007), October 15-17, 2007,  
Atlanta, USA*

*Edited by*

**Ricardo Reis**

*Universidade Federal do Rio Grande do Sul  
Brazil*

**Vincent Mooney**

*Georgia Institute of Technology  
USA*

**Paul Hasler**

*Georgia Institute of Technology  
USA*



**Springer**

Library of Congress Control Number: 2008939372

***VLSI-SoC: Advanced Topics on Systems on a Chip***

Edited by Ricardo Reis, Vincent Mooney and Paul Hasler

p. cm. (IFIP International Federation for Information Processing, a Springer Series  
in Computer Science)

ISSN: 1571-5736 / 1861-2288 (Internet)

ISBN: 978-0-387-89557-4

eISBN: 978-0-387-89558-1

Printed on acid-free paper

Copyright © 2009 by International Federation for Information Processing.

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.

The use in this publication of trade names, trademarks, service marks and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

9 8 7 6 5 4 3 2 1

springer.com

# CONTENTS

Contents	v
Preface	vii
<b>Statistical Analysis of Normality of Systematic and Random Variability of Flip-Flop Race Immunity in 130nm and 90nm CMOS Technologies</b>	<b>1</b>
<i>Gustavo Neuberger, Fernanda Kastensmidt, Ricardo Reis, Gilson Wirth, Ralf Brederlow and Christian Pacha</i>	
<b>Use of Gray Decoding for Implementation of Symmetric Functions</b>	<b>17</b>
<i>Osnat Keren, Ilya Levin and Radomir Stankovic</i>	
<b>A Programmable Multi-Dimensional Analog Radial-Basis-Function-Based Classifier</b>	<b>33</b>
<i>Sheng-Yu Peng, Paul Hasler and David Anderson</i>	
<b>Compression-based SoC Test Infrastructures</b>	<b>53</b>
<i>Julien Dalmaso, Marie-Lise Flottes and Bruno Rouzeyre</i>	
<b>Parametric Structure-Preserving Model Order Reduction</b>	<b>69</b>
<i>Jorge Fernandez Villena, Wil Schilders and L. Miguel Silveira</i>	
<b>ReCPU: a Parallel and Pipelined Architecture for Regular Expression Matching</b>	<b>89</b>
<i>Marco Paolieri, Ivano Bonesana and Marco Domenico Santambrogio</i>	
<b>QoS in Networks-on-Chip – Beyond Priority and Circuit Switching Techniques</b>	<b>109</b>
<i>Aline Mello, Ney Calazans and Fernando Moraes</i>	

<b>Regression Based Circuit Matrix Models for Accurate Performance Estimation of Analog Circuits</b>	<b>131</b>
<i>Almitra Pradhan and Ranga Vemuri</i>	
<b>Statistical and Numerical Approach for a Computer Efficient Circuit Yield Analysis</b>	<b>151</b>
<i>Lucas Brusamarello, Roberto da Silva, Gilson Wirth and Ricardo Reis</i>	
<b>SWORD: A SAT like Prover Using Word Level Information</b>	<b>175</b>
<i>Robert Wille, Görschwin Fey, Daniel Große, Stephan Eggersglüss and Rolf Drechsler</i>	
<b>A New Analytical Approach of the Impact of Jitter on Continuous Time Delta Sigma Converters</b>	<b>193</b>
<i>Julien Goulier, Eric Andre and Marc Renaudin</i>	
<b>An Adaptive Genetic Algorithm for Dynamically Reconfigurable Modules Allocation</b>	<b>209</b>
<i>Vincenzo Rana, Chiara Sandionigi, Marco Domenico Santambrogio and Donatella Sciuto</i>	
<b>The Hazard-Free Superscalar Pipeline Fast Fourier Transform Algorithm and Architecture</b>	<b>227</b>
<i>Bassam Mohd, Adnan Aziz and Earl Sartzlander</i>	
<b>System and Procesor Design Effort Estimation</b>	<b>249</b>
<i>Cyrus Bazeghi, Francisco Mesa-Martinez and Jose Renau</i>	
<b>Reconfigurable Acceleration with Binary Compatibility for General Purpose Processors</b>	<b>271</b>
<i>Antonio Carlos Schneider Beck and Luigi Carro</i>	
<b>First Order, Quasi-Static, SOI Charge Conserving Power Dissipation Model</b>	<b>287</b>
<i>Sameer Sharma and Louis Johnson</i>	

## **PREFACE**

This book contains extended and revised versions of the best papers that were presented during the fifteenth edition of the IFIP/IEEE WG10.5 International Conference on Very Large Scale Integration, a global System-on-a-Chip Design & CAD conference. The 15th conference was held at the Georgia Institute of Technology, Atlanta, USA (October 15-17, 2007). Previous conferences have taken place in Edinburgh, Trondheim, Vancouver, Munich, Grenoble, Tokyo, Gramado, Lisbon, Montpellier, Darmstadt, Perth and Nice.

The purpose of this conference, sponsored by IFIP TC 10 Working Group 10.5 and by the IEEE Council on Electronic Design Automation (CEDA), is to provide a forum to exchange ideas and show industrial and academic research results in the field of microelectronics design. The current trend toward increasing chip integration and technology process advancements brings about stimulating new challenges both at the physical and system-design levels, as well in the test of these systems. VLSI-SoC conferences aim to address these exciting new issues.

The 2007 edition of VLSI-SoC maintained the traditional structure, which has been successful at the previous VLSI-SoC conferences. The quality of submissions (109 papers) made the selection process difficult, but finally 46 papers and 13 posters were accepted for presentation in VLSI-SoC 2007. Out of the 46 full papers presented at the conference, 16 regular papers were chosen by a selection committee to have an extended and revised version included in this book. These selected papers have authors from Brazil, France, Germany, Italy, Israel, The Netherlands, Portugal, Serbia, Spain, Switzerland and the United States of America.

VLSI-SoC 2007 was the culmination of many dedicated volunteers: paper authors, reviewers, session chairs, invited speakers and various committee chairs, especially the local arrangements organizers. We thank them all for their contribution.

This book is intended for the VLSI community mainly to whom that did not have the chance to take part in the VLSI-SOC 2007 Conference. The papers were selected to cover a wide variety of excellence in VLSI technology and the advanced research they describe. We hope you will enjoy reading this book and find it useful in your professional life and to the development of the VLSI community as a whole.

The Editors

June 2008