

# Test and Diagnosis for Small-Delay Defects



Mohammad Tehranipoor • Ke Peng  
Krishnendu Chakrabarty

# Test and Diagnosis for Small-Delay Defects



Springer

Mohammad Tehranipoor  
ECE Department  
University of Connecticut  
371 Fairfield Way, Unit 2157  
06269 Storrs, CT  
USA  
[tehrani@engr.uconn.edu](mailto:tehrani@engr.uconn.edu)

Ke Peng  
Microcontroller Solutions Group  
Freescale Semiconductor  
6501 William Cannon W Dr, OE320  
78735, Austin  
USA  
[ke.peng@freescale.com](mailto:ke.peng@freescale.com)

Krishnendu Chakrabarty  
ECE Department  
Duke University  
130 Hudson Hall  
27708 Durham, NC  
USA  
[krish@ee.duke.edu](mailto:krish@ee.duke.edu)

ISBN 978-1-4419-8296-4                    e-ISBN 978-1-4419-8297-1  
DOI 10.1007/978-1-4419-8297-1  
Springer New York Dordrecht Heidelberg London

Library of Congress Control Number: 2011935996

© Springer Science+Business Media, LLC 2011

All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.

The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed on acid-free paper

Springer is part of Springer Science+Business Media ([www.springer.com](http://www.springer.com))

*To my parents*

*MT*

*To my parents, Maojun and Cuicui:*

*Thanks for your encouragement and support*

*KP*

*To my students over the years and to the  
tradition of excellence that they have  
established*

*KC*



# Preface

Electronic devices play a very important part in modern human life. As the demand of the market increases, and the development of manufacturing technologies further advances, more and more transistors are being packed into chips with ever increasing operating frequencies for higher functional density. Nanometer-scale technology poses new challenges for both design and test engineers, since scaling technologies provides us not only with higher integration and enhanced performance in designs, but also with increased manufacturing-related defects.

The shrinking of technology has introduced more variation to designs and has made design features more probabilistic. Furthermore, the shrinking of technology, along with the long interconnects required by very large scale designs, has also increased on-chip coupling capacitances. Scaled power supply voltages can be applied to lower power consumption in the circuit. However, reducing the power supply voltage also compromises noise immunity, impacting the signal integrity of the design. On the other hand, the market is always requiring higher test quality and lower failure rates, measured in defects per million (DPM). As a result, testing has become one of the most challenging tasks for nanometer-technology designs, and the cost for testing per transistor is increasing as we try to meet these challenges while keeping product quality high.

Due to lack of high quality functional tests, several fault models and testing methodologies have been developed for performing structural tests. At-speed delay testing using the transition delay fault (TDF) model has been done for decades to detect timing-related defects to ensure higher test quality and in-field reliability. The small-delay defect (SDD) is one such type of timing defect; it can be introduced by imperfect manufacturing processes as well as by pattern-induced on-chip noises, e.g., power supply noise (PSN) and crosstalk, causing chip failures by introducing extra delay to the design. As technology scales to 45 nm and below, testing for SDDs is necessary to ensure the quality and reliability of high-performance integrated circuits.

Traditional at-speed test methods cannot ensure high test coverage for SDDs with a reasonable pattern count. As a result of semiconductor industry demand for high quality patterns, commercial timing-aware automatic test pattern generation

(ATPG) tools have been developed for SDD detection. However, these ATPG tools suffer from large pattern counts and long CPU runtimes. Furthermore, none of these methodologies take into account the impact of process parameters, variations, or on-chip noises (e.g., process variations, PSN, and crosstalk) which are potential sources of SDDs. It is vital to diagnose these SDD failures and show which are the major causes of chip failures.

This book presents new techniques and methodologies to improve overall SDD detection with very small pattern sets. Based on implementations of these procedures on both academic and industrial circuits, these methods can result in pattern counts as low as a traditional 1-detect pattern set and long path sensitization and SDD detection similar to or even better than  $n$ -detect or timing-aware pattern sets. The important design parameters and pattern-induced noises such as process variations, PSN, and crosstalk are taken into account in the proposed methodologies. A diagnostic flow is also presented to identify whether the failure is caused by PSN, crosstalk, or a combination of these two effects.

Despite increasing concerns regarding SDDs in integrated circuits fabricated using the latest technologies, the area lacks a comprehensive book that introduces effective and scalable methodologies for screening and diagnosing SDDs that can be used by researchers and students in academia as well as by design and design-for-test (DFT) engineers in industry. The book will greatly benefit people who are interested in SDD detection and diagnosis. Instructors and students can use this book as a text book or reference book for their testing course. DFT engineers in industry can use this book to increase the efficiency of their SDD test patterns and reduce their testing costs.

Storrs, CT, USA  
Austin, TX, USA  
Durham, NC, USA

Mohammad Tehranipoor  
Ke Peng  
Krishnendu Chakrabarty

## Acknowledgements

The authors would like to thank Nicholas Tuzzio, a PhD student of ECE Department at the University of Connecticut, for his help with reviewing the chapters, Dr. Junxia Ma of LSI Corporation for her contribution to Chap. 10, Dr. Nisar Ahmed of Freescale Semiconductor for his contribution to Chap. 11, and Dr. Jeremy Lee of Texas Instruments for his contribution to Chap. 9. Thanks to Dr. Mahmut Yilmaz of Advanced Micro Devices Inc. for his contribution to developing pattern grading techniques and path-tracing tool used in this book as well as his valuable discussions. Thanks to the National Science Foundation (NSF) and Semiconductor Research Corporation (SRC), for supporting the projects related to the topics covered in this book. The authors are also grateful to LeRoy Winemberg, Geoff Shofner and Drew Payne of Freescale Semiconductor for their support and valuable discussions. Thanks to Wu-Tung Cheng, Yu Huang, Ruifeng Guo, Pinki Mallick of Mentor Graphics for their support and help in the development of diagnosis flow in this book. Thanks to Fang Bao of ECE department at the University of Connecticut for her contribution to the pattern grading techniques. Finally, special thanks to Charles Glaser of Springer for making this book possible.



# Contents

<b>1</b>	<b>Introduction to VLSI Testing .....</b>	<b>1</b>
1.1	Background on Defects and Fault Models .....	1
1.1.1	Defects, Errors, and Faults .....	1
1.1.2	Fault Models .....	2
1.2	Fault Simulation .....	6
1.2.1	Serial Fault Simulation .....	7
1.2.2	Parallel Fault Simulation .....	7
1.2.3	Deductive Fault Simulation .....	9
1.2.4	Concurrent Fault Simulation .....	9
1.2.5	Other Fault Simulation Algorithms .....	10
1.3	Background on Testing .....	11
1.3.1	Test Principle .....	11
1.3.2	Types of Testing .....	11
1.4	Automatic Test Pattern Generation .....	13
1.5	Design for Testability .....	14
1.5.1	Scan-Based Design .....	14
1.5.2	Built-In Self-Test (BIST) .....	16
1.6	Test Cost .....	17
	References .....	18
<b>2</b>	<b>Delay Test and Small-Delay Defects .....</b>	<b>21</b>
2.1	Delay Test Challenging .....	21
2.1.1	Process Variations Effects .....	22
2.1.2	Crosstalk Effects .....	23
2.1.3	Power Supply Noise Effects .....	26
2.2	Test for Transition-Delay Faults .....	27
2.3	Test for Path-Delay Faults .....	29
2.4	Small-Delay Defects (SDDs) .....	30
2.5	Prior Work on SDD Test .....	30
2.5.1	Limitations of Commercial ATPG Tools .....	30
2.5.2	New-Proposed Methodologies for SDD Test .....	32

2.6 Book Outline .....	34
References.....	35
<b>3 Long Path-Based Hybrid Method .....</b>	<b>37</b>
3.1 Introduction.....	37
3.2 Pattern Grading and Selection .....	38
3.2.1 Path Classification and Pattern Grading .....	38
3.2.2 Pattern Selection .....	40
3.3 Experimental Results on Long Path-Based Hybrid Method .....	41
3.3.1 Experimental Setup.....	41
3.3.2 Pattern Selection Efficiency Analysis.....	42
3.3.3 Pattern Set Comparison .....	44
3.3.4 CPU Runtime Analysis.....	46
3.3.5 Long Path Threshold Analysis .....	47
3.4 Critical Fault-Based Hybrid Method .....	48
3.4.1 Identification of Critical Faults .....	48
3.4.2 Critical Fault-Based Pattern Selection .....	50
3.5 Experimental Results on Critical Fault-Based Hybrid Method ....	51
3.5.1 Experimental Benchmarks .....	51
3.5.2 Effectiveness in Critical Path Sensitization .....	51
3.5.3 CPU Runtime Comparison on TF- and CF-Based Methods .....	53
3.5.4 CF-Based Pattern Generation vs. Timing-Aware ATPG .....	55
3.5.5 Multiple Detection Analysis on Critical Faults .....	57
3.5.6 Trade-Off Analysis .....	58
3.6 Summary.....	59
References.....	60
<b>4 Process Variations- and Crosstalk-Aware Pattern Selection .....</b>	<b>61</b>
4.1 Introduction.....	61
4.1.1 Prior Work on PV and Crosstalk .....	62
4.1.2 Chapter Contents and Organization.....	62
4.2 Analyzing Variation-Induced SDDs .....	63
4.2.1 Impact of Process Variations on Path Delay.....	63
4.2.2 Impact of Crosstalk on Path Delay .....	66
4.3 PV- and Crosstalk-Aware Pattern Selection .....	69
4.3.1 Path PDF Analysis.....	69
4.3.2 Pattern Selection .....	70
4.4 Experimental Results.....	72
4.4.1 Validation of Process Variations Calculation .....	74
4.4.2 Validation of Crosstalk Calculation .....	74
4.4.3 Pattern Selection Efficiency Analysis.....	77
4.4.4 Pattern Set Comparison .....	78
4.4.5 Long Path Threshold Analysis .....	80
4.4.6 CPU Runtime Analysis.....	81

4.5	Summary .....	81
	References .....	82
<b>5</b>	<b>Power Supply Noise- and Crosstalk-Aware Hybrid Method .....</b>	<b>83</b>
5.1	Introduction .....	83
5.1.1	Prior Work on PSN and Crosstalk .....	83
5.1.2	Chapter Contents and Organization .....	84
5.2	Analyzing Noise-Induced SDDs .....	85
5.2.1	Impact of PSN on Circuit Performance .....	85
5.2.2	Impact of Crosstalk on Circuit Performance .....	87
5.3	Pattern Grading and Selection .....	89
5.3.1	Sensitized Path Identification and Classification .....	89
5.3.2	Pattern Selection .....	91
5.4	Experimental Results .....	93
5.4.1	Experimental Setup .....	93
5.4.2	Validation of PSN Calculation .....	94
5.4.3	Validation of Crosstalk Calculation .....	96
5.4.4	Pattern Selection Efficiency Analysis .....	97
5.4.5	Pattern Set Comparison .....	98
5.4.6	The Impact of PSN and Crosstalk .....	99
5.4.7	CPU Runtime Analysis .....	101
5.5	Summary .....	103
	References .....	104
<b>6</b>	<b>SDD-Based Hybrid Method .....</b>	<b>105</b>
6.1	Introduction .....	105
6.2	Techniques for Reducing Runtime and Memory .....	106
6.2.1	Critical Faults Identification .....	106
6.2.2	Parallel Fault Simulation .....	107
6.2.3	Fault Merging .....	108
6.3	Pattern Evaluation and Selection .....	109
6.3.1	Pattern Evaluation .....	109
6.3.2	Pattern Selection .....	110
6.4	Experimental Results .....	111
6.4.1	Pattern Set Analysis .....	111
6.4.2	Comparison with LP-Based Method .....	112
6.4.3	Multiple Detection Analysis for Critical Faults .....	113
6.4.4	Experiments on Industry Circuits .....	114
6.5	Summary .....	117
	References .....	117
<b>7</b>	<b>Maximizing Crosstalk Effect on Critical Paths .....</b>	<b>119</b>
7.1	Introduction .....	119
7.1.1	Related Prior Work .....	120
7.1.2	Chapter Contents and Organization .....	121

7.2	Preliminary Crosstalk Analysis: Proximity and Transition Direction .....	122
7.2.1	Victim/Aggressor Proximity .....	123
7.2.2	Victim/Aggressor Transition Direction .....	123
7.3	Inducing Maximum Coupling Effects on Delay-Sensitive Paths .....	124
7.3.1	Identifying Nearby Nets .....	125
7.3.2	Xtalk-TDF ATPG .....	126
7.3.3	Virtual Test Point Insertion .....	127
7.3.4	Weighted-Xtalk-TDF ATPG .....	128
7.4	Weighted-Xtalk-TDF ATPG Framework .....	130
7.5	Experimental Results and Analysis .....	132
7.5.1	Framework Run-Time .....	134
7.5.2	Targeting Multiple Delay-Sensitive Paths .....	135
7.6	Summary .....	136
	References .....	137
<b>8</b>	<b>Maximizing Power Supply Noise on Critical Paths .....</b>	<b>139</b>
8.1	Introduction .....	139
8.2	Supply Voltage Noise Induced Delay Analysis .....	141
8.2.1	Localized Voltage Drop Analysis .....	142
8.2.2	Voltage Drop Effects on Path Delay .....	144
8.3	Pattern Generation .....	145
8.3.1	Cell Identification .....	146
8.3.2	Virtual Test Points Insertion .....	146
8.3.3	PDF-Constrained TDF ATPG .....	147
8.4	Experimental Results .....	148
8.5	Summary .....	152
	References .....	152
<b>9</b>	<b>Faster-Than-Speed Test .....</b>	<b>153</b>
9.1	Introduction .....	153
9.1.1	Chapter Contents and Organization .....	155
9.2	Design Implementation .....	156
9.3	Test Pattern Delay Analysis .....	157
9.3.1	Dynamic IR-Drop Analysis at Functional Speed .....	158
9.3.2	Dynamic IR-Drop Analysis at Faster-Than-Speed Test .....	161
9.4	IR-Drop Aware Faster-Than-Speed Test Technique .....	164
9.4.1	Pattern Grouping .....	165
9.4.2	Estimation of Performance Degradation ( $\Delta T'_{Gi}$ ) .....	167
9.5	Experimental Results .....	170
9.6	Summary .....	172
	References .....	173

<b>10</b>	<b>Introduction to Diagnosis .....</b>	175
10.1	Introduction .....	175
10.2	Diagnosis of Combinational Logic .....	176
10.2.1	Static Fault Diagnosis .....	176
10.2.2	Dynamic Fault Diagnosis .....	178
10.2.3	Inject-and-Evaluate Technique .....	181
10.3	Diagnosis of Scan Chain .....	185
10.3.1	Preliminary Scan Chain Diagnosis .....	185
10.3.2	Hardware-Assisted Diagnosis .....	186
10.3.3	Inject-and-Evaluate Scan Chain Diagnosis .....	188
10.4	Chip-Level Diagnosis .....	191
	References .....	191
<b>11</b>	<b>Diagnosing Noise-Induced SDDs by Using Dynamic SDF .....</b>	193
11.1	Introduction .....	193
11.1.1	Techniques for Timing Analysis .....	193
11.1.2	Prior Work on PSN and Crosstalk .....	194
11.1.3	Chapter Contents and Organization .....	194
11.2	IR-Drop Analysis .....	195
11.3	IR2Delay Database .....	197
11.3.1	Transition Analysis .....	197
11.3.2	Driving Strength Analysis .....	199
11.3.3	Power Voltage-Delay Map .....	201
11.4	Mixed-Signal Simulation-Based Validation .....	202
11.4.1	Mixed-Signal Simulation .....	202
11.4.2	Simulation Results Extraction .....	204
11.5	Experimental Results on IR2Delay Database Validation .....	205
11.5.1	Experimental Setup .....	205
11.5.2	Comparison with Full-Circuit SPICE Simulation .....	205
11.5.3	Complexity Analysis .....	207
11.6	Diagnosis for Failure Paths .....	207
11.7	Experimental Results on Diagnosing IR-Drop SDDs .....	208
11.7.1	Diagnosis Flow and Experimental Setup .....	208
11.7.2	Circuit Performance in Presence of IR Drop .....	209
11.7.3	Failures from IR Drop .....	209
11.7.4	Timing-Aware IR-Drop Diagnosis .....	210
11.8	Summary .....	211
	References .....	212



# **Acronyms**

ALAPTF	As late as possible transition
ASIC	Application specific integrated circuit
ATE	Automatic test equipment
ATPG	Automatic test pattern generation
BIST	Built-in self-test
CF	Critical fault
CLT	Central limit theorem
CMOS	Complementary metal oxide semiconductor
CPU	Central processing unit
CUD	Circuit under diagnosis
CUT	Circuit under test
DC	Design Compiler
DDP	Delay defect probability
DDPM	Delay defect probability matrix
DEF	Design exchange format
DFF	Data flip-flop
DFM	Design-for-manufacturability
DFT	Design for test
DPM	Defective parts per million
DS	Detected by simulation
DSPF	Detailed standard parasitic format
DTC	Delay test coverage
DTPG	Diagnostic test pattern generation
DUT	Design under test
EDA	Electronic design automation
EMD	Embedded multi-detection
FCFI	First come first impact
GB	Gigabyte
HB	Hybrid method
IC	Integrated circuit
IEEE	Institute of electrical and electronics engineers

IP	Intermediate path
IWLS	International workshop on logic and synthesis
LOC	Launch-on-capture
LOS	Launch-on-shift
LP	Long path
LPthr	Long path threshold
MB	Megabyte
NLDM	Non-linear delay model
PDF	Probability density function
PDN	Power distribution network
PI	Primary input
PLL	Phase locked loop
PO	Primary output
PPSFP	Parallel-pattern single-fault propagation
PSN	Power supply noise
PV	Process variation
PVT	Process-voltage-temperature
PathDF	Path delay fault
RTL	Register-transfer level
SCAP	Switching cycle average power
SDD	Small-delay defect
SDF	Standard delay format
SDQL	Statistical delay quality level
SDQM	Statistical delay quality model
SE	Scan enable
SI	Signal integrity
SLAT	Single location at-a-time
SLthr	Slack threshold
SOC	System on chip
SP	Short path
SPEF	Standard parasitic exchange format
SRC	Semiconductor Research Corporation
SSTA	Statistical static-timing analysis
STA	Static-timing analysis
STAFAN	Statistical fault analysis
TA	Timing-aware
TDF	Transition-delay fault
TF	Total fault
TPG	Test pattern generator
TPI	Test point insertion
VCD	Value change dump
VDSM	Very deep sub-micron
VLSI	Very large scale integration
VLV	Very-low-voltage