

Multi-objective Design Space Exploration of Multiprocessor SoC Architectures

Cristina Silvano • William Fornaciari
Eugenio Villar
Editors

Multi-objective Design Space Exploration of Multiprocessor SoC Architectures

The MULTICUBE Approach



Prof. Cristina Silvano
Dipartimento di Elettronica e Informazione
Politecnico di Milano, Via Ponciano 34/5,
20133 Milano, Italy
e-mail: silvano@elet.polimi.it

Prof. Eugenio Villar
Departamento de Tecnología Electrónica e
Ingeniería de Sistemas y Automática (TEISA)
University of Cantabria, Av. Los Castros s/n,
39005 Santander, Spain
e-mail: villar@teisa.unican.es

Prof. William Fornaciari
Dipartimento di Elettronica e Informazione
Politecnico di Milano, Via Ponciano 34/5,
20133 Milano, Italy
e-mail: fornacia@elet.polimi.it

ISBN 978-1-4419-8836-2 e-ISBN 978-1-4419-8837-9
DOI 10.1007/978-1-4419-8837-9
Springer New York Dordrecht Heidelberg London

Library of Congress Control Number: 2011932796

© Springer Science+Business Media, LLC 2011
All rights reserved. This work may not be translated or copied in whole or in part without the written permission of the publisher (Springer Science+Business Media, LLC, 233 Spring Street, New York, NY 10013, USA), except for brief excerpts in connection with reviews or scholarly analysis. Use in connection with any form of information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed is forbidden.
The use in this publication of trade names, trademarks, service marks, and similar terms, even if they are not identified as such, is not to be taken as an expression of opinion as to whether or not they are subject to proprietary rights.

Printed on acid-free paper

Springer is part of Springer Science+Business Media (www.springer.com)

*“That is the exploration that awaits you!
Not mapping stars and studying nebula,
but charting the unknown possibilities of
existence.”*

Q to Captain Jean Luc Picard
Star Trek: The Next Generation, 1994.

Foreword

The objective of the European research programme in Information and Communication Technologies (ICT) is to improve the competitiveness of European industry and enable Europe to shape and master future developments in ICT. ICT is at the very core of the knowledge based society. European research funding has as target to strengthen Europe's scientific and technology base and to ensure European leadership in ICT, help drive and stimulate product, service and process innovation through ICT use and value creation in Europe, and ensure that ICT progress is rapidly transformed into benefits for Europe's citizens, businesses, industry and governments.

Over the last years, the European Commission has constantly increased the amount of funding going to research in computing architectures and tools with special emphasis on multicore computing. Typically, European research funding in a new area (like multi/many core computing) starts with funding for a Network of Excellence. Networks of Excellence are an instrument to overcome the fragmentation of the European research landscape in a given area by bringing together around a common research agenda the leading universities and research centers in Europe; their purpose is to reach a durable restructuring/shaping and integration of efforts and institutions.

In the following years, a number of collaborative research projects may also be funded to address specific, more industrially oriented, research challenges in the same research area. It is important to note here that collaborative research projects are the major route of funding in the European research landscape in a way that is quite unique worldwide. In European collaborative research projects, international consortia consisting of universities, companies and research centers, are working together to advance the state of the art in a given area. The typical duration of such a project is three years.

In 2004 the European Commission launched the HiPEAC Network of Excellence. In 2006, the European Commission launched the Future and Emerging Technologies initiative in Advanced Computing Architectures as well as a number of projects covering Embedded Computing. In 2008, a new set of projects were launched to address the challenges of the multi/many core transition—in embedded, mobile and general-purpose computing—under the research headings “Computing Systems” and “Embedded Systems”. These projects were complemented by a second wave of projects that have started in 2010 under the same research headings together

with a new Future and Emerging Technologies initiative on “Concurrent Tera-device Computing”. This effort continues in 2011 with two Calls for Proposals: one under the heading “Computing Systems” with 45 million euro funding and the other under the heading “Exascale Computing” with 25 million euro funding.

The MULTICUBE collaborative research project was funded to perform research on multi-objective design space exploration of multicore architectures targeting embedded applications. Results from MULTICUBE are presented in this book providing a valuable reference point to researchers and engineers.

It has been a long way, but we now have an important computing research community in Europe, both from industry and academia, engaging in collaborative research projects that bring together strong European teams in cutting-edge technologies. The book that you have in your hands is a clear demonstration of the breakthroughs that can be obtained through European collaboration.

*Dr. Panagiotis Tsarchopoulos
Project Officer
European Commission*

Preface

The ever increasing complexity and integration densities of multiprocessor system-on-chip (MPSoC) architectures, significantly enlarges the design space of embedded computing systems. A wide range of design choices must be tuned from a multi-objective perspective, mainly in terms of performance and energy consumption, to find the most suitable system configuration for the target application. Given the huge design space to be analysed, the exploration of tradeoffs between multiple competing objectives cannot be anymore driven by a manual optimisation process based on the intuition and past experience of the system architect. Multi-objective exploration of the huge design space of next generation multi/many core architectures needs for Automatic Design Space Exploration techniques to systematically explore the design choices and to compare them in terms of multiple competing objectives (trade-offs analysis). Ideally, a designer would try all possible design choices and choose the most suitable according to the specific system requirements. Unfortunately, such an exhaustive approach is often unfeasible because of the large number of design choices to be simulated and analysed, in some cases showing some sophisticated effects on system properties that rarely enable to easily and accurately model the system behavior. Consequently, good search techniques are needed not only to find design alternatives that best meet system constraints and cost criteria, but also to prune the search space to crucial parameters to enable an effective and efficient design space exploration.

In the age of multi/many core architectures, system optimization and exploration definitely represent challenging research tasks. Although many point tools exist to optimize particular aspects of embedded systems, an overall design space exploration framework is needed to combine all the decisions into a global search space with a common interface to the optimization and evaluation tools. The state-of-the art lacks of a Design Space Exploration (DSE) framework to help the designer in the automatic selection of the most suitable system configuration for a certain application given a set of multiple competing objectives.

Based on the idea to provide an automatic DSE framework, we started thinking about a proposal of an European project, namely MULTICUBE¹, that was submitted in May 2007 in the first call of the Seventh Framework Programme on ICT under the Objective 3.3 on Embedded Systems Design. The proposal was accepted and the project started on January 2008 under the coordination of Politecnico di Milano. This book was mainly catalyzed by the main research outcomes and exploitable results of the MULTICUBE European project, where the Editors have acted in 2008–2010 timeframe. The MULTICUBE project focused on the definition of an automatic multi-objective Design Space Exploration (DSE) framework to be used to tune the System-on-Chip architecture for the target application evaluating a set of metrics (e.g. energy, latency, throughput, bandwidth, QoR, etc.) for the next generation embedded multimedia platforms.

The project aimed at increasing the competitiveness of European industries by optimizing the design of embedded computing systems while reducing design time and costs. The project defined an automatic multi-objective DSE framework to be used at design-time to find the best power/performance trade-offs while meeting system-level constraints and speeding up the exploration process. A set of heuristic optimization algorithms have been defined to reduce the exploration time, while a set of response surface modeling techniques have been defined to further speed up the process. Based on the results of the design-time multi-objective exploration, the MULTICUBE project also defined a methodology to be used at run-time to optimize the allocation and scheduling of different application tasks. The design exploration flow results in a Pareto-optimal set of design alternatives in terms of power/performance trade-offs. This set of operating points can then be used at run-time to decide how the system resources should be distributed over different application tasks running on the multiprocessor system on chip.

The MULTICUBE DSE framework leverages a set of open-source and proprietary tools for the exploration, modeling and simulation to guarantee a wide exploitation of the MULTICUBE project results in the embedded system design community. The integration of different tools is ensured by a common XML-based tool interface specification, defined to enable the independent development of modules and a seamless integration of the design tools and the data structures into a common design environment. Several industrial use cases (defined as combination of application and related architecture) have been used to assess the capabilities of the MULTICUBE design flow and tools in an industrial design process. The MULTICUBE project has been strongly industry-driven: industrial partners (STMicroelectronics and DS2) as well IMEC research center have defined the design techniques and tools requirements and then validated them to design some industrial use cases. The benefits of the introduction of the automatic DSE in the design phase of embedded computing systems (justifying its introduction in industrial design processes) have been assessed through a procedure to assess the final objective design quality and the reduction of design turnaround time by introducing such a technology on the entire design

¹ The project acronym, MULTICUBE, stands for: “Multi-Objective design space exploration of multi-processor SoC architectures for embedded multimedia applications”.

process. The benefits on the design process can be measurable and tangible like the reduction of the overall design process lead time, and qualitative or intangible like the streamlining and the reduction of human error prone repetitive operations. The DSE assessment procedure was the basis for the validation of the industrial use cases and demonstrators of the project. Validation results have been assessed based on a set of common assessment criteria.

In the book, we have tried to provide a comprehensive understanding of several facets of the problem of design space exploration for embedded on-chip architectures. The book chapters are organized in two parts. In Part I, several methodologies and tools to support automatic design space exploration are discussed. In Part II of the book, the DSE methodologies and tools described in Part I have then been applied to several application domains to discuss their applicability and to envision their benefits. First, a high-level modeling and exploration approach has been applied for a powerline communication network based on a SoC, then the application of the automatic DSE flow to parallel on-chip architectures is discussed, and finally the DSE for run-time management has been applied to a reconfigurable system for video streaming.

Entering Part I on methodologies and tools, Chap. 1 introduces the MULTICUBE design-flow to support the automatic multi-objective Design Space Exploration (DSE) to tune the parameters of System-on-Chip architectures by considering several metrics such as energy, latency and throughput. One of the important goals of the DSE framework is to find design trade-offs that best meet the system constraints and the cost criteria which are indeed strongly dependent on the target application. The DSE flow is based on the interaction of two frameworks to be used at design time: the Design Space Exploration Framework, a set of open-source and proprietary architectural exploration tools, and the Power/Performance Estimation Framework, a set of modeling and simulation tools (open-source and proprietary) operating at several levels of abstraction. The DSE flow also includes the specification of an XML integration interface to connect the exploration and estimation frameworks and a Run-time Resource Manager that selects, at run-time, the best software configuration alternatives to achieve a good power/performance trade-off.

Chapter 2 introduces M3-SCoPE, an open-source SystemC-based framework for performance modeling of multi-processor embedded systems, software source code behavioral simulation and performance estimation of multi-processor embedded systems. Using M3-SCoPE, the application software running on the different processors of the platform can be simulated efficiently in close interaction with the rest of the platform components. In this way, fast and accurate performance metrics of the system are obtained. These metrics are then delivered to the DSE tools to evaluate the quality of the different configurations in order to select the best power/performance trade-offs.

Chapter 3 presents the optimization algorithms developed in the MULTICUBE project for Design Space Exploration of embedded computing systems. Two software DSE tools implement the optimization algorithms: M3Explorer and modeFRONTIER. The mathematical details of the given optimization problems are explained in

the chapter together with how the algorithms can exchange information with the simulators. The description of the proposed algorithms is the central part of the chapter. The focus is posed on new algorithms and on “ad hoc” modifications implemented in existing techniques to face with discrete and categorical variables, which are the most relevant ones when dealing with embedded systems design. The strategy to test the performance achieved by the optimization is another important topic treated in the chapter. The aim is mainly to build confidence in optimization techniques, rather than to simply compare one algorithm with respect to another one. The “no-free-lunch theorem for optimization” has to be taken into consideration and therefore the analysis will look forward to robustness and industrial reliability of the results. The main contribution of MULTICUBE project in the research field of optimization techniques for embedded systems design is indeed the high level of the obtained compromise between specialization of the algorithms and concrete usability of the DSE tools.

A typical design space exploration flow involves an event-based simulator in the loop, often leading to an actual evaluation time that can exceed practical limits for realistic applications. Chip multi-processor architectures further exacerbate this problem given that the actual simulation speed decreases by increasing the number of cores of the chip. Traditional design space exploration lacks of efficient techniques that reduce the number of architectural alternatives to be analyzed. In Chap. 4, we introduce a set of Response Surface Modeling (RSM) techniques that can be used to predict system level metrics by using closed-form analytical expressions instead of lengthy simulations. The principle of RSM is to exploit a set of simulations generated by one or more Design of Experiments strategies to build a surrogate model to predict the system-level metrics. The response model has the same input and output features of the original simulation based model but offers significant speed-up by leveraging analytical, closed-form functions which are tuned during a model training phase.

Running multiple applications optimally in terms of Quality of Service (e.g., performance and power consumption) on embedded multi-core platforms is a huge challenge. Moreover, current applications exhibit unpredictable changes of the environment and workload conditions which makes the task of running them optimally even more difficult. Chapter 5 presents an automated tool flow which tackles this challenge by a two-step approach: first at design-time, a Design Space Exploration (DSE) tool is coupled with a platform simulator(s) to get optimum operating points for the set of target applications. Secondly, at run-time, a lightweight Run-time Resource Manager (RRM) leverages the design-time DSE results for deciding an operating configuration to be loaded at run-time for each application. This decision is taken dynamically, by considering the available platform resources and the QoS requirements of the specific use-case. To keep RRM execution and resource overhead at minimum, a very fast optimisation heuristic is integrated demonstrating a significant speedup in the optimisation process, while maintaining the desired Quality of Service.

Emerging MPSoC platforms provide the applications with an extended set of physical resources, as well as a well defined set of power and performance optimization mechanisms (i.e., hardware control knobs). The software stack, meanwhile,

is responsible of taking directly advantage of these resources, in order to meet application functional and non-functional requirements. The support from the Operating System (OS) is of utmost importance, since it gives opportunity to optimize the system as a whole. The main purpose of Chap. 6 is to introduce the reader to the challenges of managing physical and logical resources in complex multi/many-core architectures at the OS level.

Entering Part II on application domains, Chap. 7 presents the application of MULTICUBE methodology to the design of an ITU G.hn compatible component for a powerline communication network based on a SoC. Powerline communication is an advanced telecommunication system enabling fast and reliable transfer of audio, video and data information using the most ubiquitous transmission system: the power lines. This transmission line is used to exchange information between different equipment connected to the network using the advanced coding techniques like such as Orthogonal Frequency Division Multiplexing. The starting point of the analysis is a high level SystemC-based virtual platform for which the chapter analyzes the effects of the variation of a pre-defined set of design parameters on a set of pre-defined metrics. This automatic analysis will drive the design choices in order to build an optimized industrial system. The chapter shows that the SystemC-based virtual platform combined with the MULTICUBE design space exploration framework can save up to 80% of designer's work time, while achieving better results in terms of performance.

Chapter 8 describes two significant applications of the automatic MULTICUBE DSE flow to parallel on-chip architectures. The first part of the chapter presents the design space exploration of a low power processor developed by STMicroelectronics by using the modeFRONTIER tool to demonstrate the benefits DSE not only in terms of objective quality, but also in terms of impact on the design process within the corporate environment. The second part of the chapter describes the application of Response Surface Models introduced in Chap. 4 to a tiled, multiple-instruction, many-core architecture developed by the Chinese Academy of Sciences. Overall, the results have showed that different models can present a trade-off of accuracy versus computational effort. In fact, throughout the evaluation, we observed that high accuracy models require high computational time (for both model construction time and prediction time); vice-versa low model construction and prediction time has led to low accuracy.

Chapter 9 reports a case study of DSE for supporting Run-time Resource Management (RRM). The management of system resources for an MPSoC dedicated to multiple MPEG4 encoding is addressed in the context of an Automotive Cognitive Safety System. The runtime management problem is defined as the minimization of the platform power consumption under resource and Quality of Service (QoS) constraints. The chapter provides an insight of both, design-time and run-time aspects of the problem. During the preliminary design-time DSE phase, the best configurations of run-time tunable parameters are statically identified for providing the best trade-offs in terms of run-time costs and application QoS. To speed up the optimization process without reducing the quality of final results, a multi-simulator framework is used for modeling platform performance. At run-time, the RRM exploits the

design-time DSE results for deciding an operating configuration to be loaded for each MPEG4 encoder. This operation is carried out dynamically, by following the QoS requirements of the specific use-case.

Due to the large number of topics discussed in the book and their heterogeneity, the background on system modeling, simulation and exploration is discussed chapter by chapter with a separate reference set for each chapter. This choice also contributed to make each chapter self-contained.

Overall, we believe that the book chapters cover a set of definitely important and timely issues impacting the present and future research on automatic DSE for embedded multi-core on-chip architectures. We sincerely hope that the book could become a solid reference in the next years. In our vision, the authors put a big effort in clearly presenting their technical contributions outlining the potential impact and benefits of the proposed approach on same case studies. Our warmest gratitude goes to the MULTICUBE team, for their continuous effort and dedication during the project and for their contribution as authors of the chapters. We would like to gratefully acknowledge our EC Project Officer, Panagiotis Tsarchopoulos and our EC Project Reviewers: Alain Perbost, Andrzej Pulka and Kamiar Sehat for their valuable comments and guidance during the MULTICUBE project. A special thanks to Charles Glaser from Springer for encouraging us to write a single textbook on the topic of design space exploration based on our experience of the MULTICUBE project.

With our work on MULTICUBE project and this book, we have pushed towards the adoption of automatic design space exploration for the design of multi-processor architectures for embedded computing systems. This book is expected to be one of the most important dissemination vehicles to spread out the knowledge developed in the MULTICUBE project in the international community after the end of the project.

Milano, Italy
Milano, Italy
Santander, Spain
March 2011

The Editors,
Cristina Silvano
William Fornaciari
Eugenio Villar

Contents

Part I Methodologies and Tools

1 The MULTICUBE Design Flow	3
Cristina Silvano, William Fornaciari, Gianluca Palermo, Vittorio Zaccaria, Fabrizio Castro, Marcos Martinez, Sara Bocchio, Roberto Zafalon, Prabhat Avasare, Geert Vanmeerbeeck, Chantal Ykman-Couvreur, Maryse Wouters, Carlos Kavka, Luka Onesti, Alessandro Turco, Umberto Bondi, Giovanni Mariani, Hector Posadas, Eugenio Villar, Chris Wu, Fan Dongrui, and Zhang Hao	
2 M3-SCoPE: Performance Modeling of Multi-Processor Embedded Systems for Fast Design Space Exploration	19
Hector Posadas, Sara Real, and Eugenio Villar	
3 Optimization Algorithms for Design Space Exploration of Embedded Systems	51
Enrico Rigoni, Carlos Kavka, Alessandro Turco, Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria, and Giovanni Mariani	
4 Response Surface Modeling for Design Space Exploration of Embedded System	75
Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria, Enrico Rigoni, Carlos Kavka, Alessandro Turco, and Giovanni Mariani	
5 Design Space Exploration Supporting Run-Time Resource Management	93
Prabhat Avasare, Chantal Ykman-Couvreur, Geert Vanmeerbeeck, Giovanni Mariani, Gianluca Palermo, Cristina Silvano, and Vittorio Zaccaria	
6 Run-Time Resource Management at the Operating System Level	109
Patrick Bellasi, Simone Corbetta, and William Fornaciari	

Part II Application Domains

7 High-Level Modeling and Exploration of a Powerline Communication Network Based on System-on-Chip	145
Marcos Martinez, David Ferruz, Hector Posadas, and Eugenio Villar	
8 Design Space Exploration of Parallel Architectures	171
Carlos Kavka, Luka Onesti, Enrico Rigoni, Alessandro Turco, Sara Bocchio, Fabrizio Castro, Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria, Giovanni Mariani, Fan Dongrui, Zhang Hao, and Tang Shabin	
9 Design Space Exploration for Run-Time Management.....	189
Giovanni Mariani, Chantal Ykman-Couvreur, Prabhat Avasare, Geert Vanmeerbeeck, Gianluca Palermo, Cristina Silvano, and Vittorio Zaccaria	
Conclusions	205
Index of Terms	207

List of Contributors

Prabhat Avasare IMEC, Leuven, Belgium
e-mail: avasare@imec.be

Patrick Bellasi Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy
e-mail: bellasi@elet.polimi.it

Sara Bocchio STMicroelectronics, Agrate, Italy
e-mail: sara.bocchio@st.com

Umberto Bondi ALaRI, University of Lugano, Lugano, Switzerland
e-mail: umberto.bondi@usi.ch

Fabrizio Castro Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy
e-mail: castro@elet.polimi.it

Simone Corbetta Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy
e-mail: scorbeta@elet.polimi.it

Fan Dongrui Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China
e-mail: fandr@ict.ac.cn

David Ferruz Design of Systems on Silicon (DS2), Valencia, Spain
e-mail: david.ferruz@ds2.es

William Fornaciari Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy
e-mail: fornacia@elet.polimi.it

Zhang Hao Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China
e-mail: zhanghao@ict.ac.cn

Carlos Kavka ESTECO, Trieste, Italy
e-mail: carlos.kavka@esteco.com

Giovanni Mariani ALaRI, University of Lugano, Switzerland
e-mail: giovanni.mariani@usi.ch

Marcos Martinez Design of Systems on Silicon (DS2), Valencia, Spain
e-mail: marcos.martinez@ds2.es

Luka Onesti ESTECO, Trieste, Italy
e-mail: luka.onesti@esteco.com

Gianluca Palermo Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy
e-mail: gpalermo@elet.polimi.it

Hector Posadas University of Cantabria, Santander, Spain
e-mail: posadash@teisa.unican.es

Sara Real University of Cantabria, Santander, Spain
e-mail: realsara@teisa.unican.es

Enrico Rigoni ESTECO, Trieste, Italy
e-mail: rigoni@esteco.it

Tang Shibin Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China
e-mail: tangshibin@ict.ac.cn

Cristina Silvano Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy
e-mail: silvano@elet.polimi.it

Alessandro Turco ESTECO, Trieste, Italy
e-mail: alessandro.turco@esteco.it

Geert Vanmeerbeeck IMEC, Leuven, Belgium
e-mail: vanmeerb@imec.be

Eugenio Villar University of Cantabria, Santander, Spain
e-mail: villar@teisa.unican.es

Maryse Wouters IMEC, Leuven, Belgium
e-mail: woutersm@imec.be

Chris Wu STMicroelectronics, Beijing, China
e-mail: chris.wu@st.com

Chantal Ykman-Couvreur IMEC, Leuven, Belgium
e-mail: ykman@imec.be

Vittorio Zaccaria Dipartimento di Elettronica e Informazione, Politecnico di Milano, Milano, Italy
e-mail: zaccaria@elet.polimi.it

Roberto Zafalon STMicroelectronics, Agrate, Italy
e-mail: roberto.zafalon@st.com

Abbreviations

4CIF	$4 \times$ Common Intermediate Format
ACCS	Automotive Cognitive Safety System
ADRES	Architecture for Dynamically Reconfigurable Embedded System
ADRS	Average Distance from Reference Set
API	Application Programming Interface
APRS	Adaptive-windows Pareto Random Search
BP	Bitstream Packetizing
CMP	Chip Multi Processor
CSU	Central Safety Unit
DOE	Design of Experiments
DSE	Design Space Exploration
DSP	Digital Signal Processor
DVFS	Dynamic Voltage and Frequency Scaling
EC	Entropy Coding
ES	Evolution Strategies
GA	Genetic Algorithm
HW	Hardware
ILP	Integer Linear Programming
IP	Intellectual Property
IPC	Instruction per Cycle
MC	Motion Compensation
ME	Motion Estimation
MFGA	Magnifying Front GA
MMKP	Multi-dimension Multiple-choice Knapsack Problem
MOGA	Multi Objective GA
MOO	Multi-Objective Optimization
MOPSO	Multi Objective Particle Swarm Optimization
MOSA	Multi Objective Simulated Annealing
MPA	MPSoC Parallelization Assist
MPEG4	Moving Picture Experts Group 4
MPSoC	Multi-Processor Systems on Chip
NSGA-II	Non-dominated Sorting Genetic Algorithm, second version

OS	Operating System
QoS	Quality of Service
RM	Resource Manager
RRM	Run-time Resource Management
RSM	Response Surface Model
RTOS	Run-Time Operating System
RTRM	Run-Time Resource Manager
SoC	System on Chip
STM	STMicroelectronics
SW	Software
TC	Texture Coding
TCM	Task Concurrency Management
TLM	Transaction-Level Model
TU	Texture Update
VLIW	Very Long Instruction Word
XML	eXtensible Markup Language

About the Editors

Cristina Silvano received the M.S. degree in Electronic Engineering from Politecnico di Milano, Milano, Italy, in 1987 and the Ph.D. degree in Computer Engineering from the University of Brescia, Brescia, Italy, in 1999. From 1987 to 1996, she was a Senior Design Engineer at R&D Labs, Groupe Bull, Pregnana, Italy. From 2000 to 2002, she was Assistant Professor at the Department of Computer Science, University of Milan, Milano. She is currently Associate Professor (with tenure) in Computer Engineering at the Dipartimento di Elettronica e Informazione, Politecnico di Milano. She has published two scientific international books and more than 90 papers in international journals and conference proceedings, and she is the holder of several international patents. Her primary research interests are in the area of computer architectures and computer-aided design of digital systems, with particular emphasis on design space exploration and low-power design techniques for multiprocessor systems-on-chip. She participated to several national and international research projects, some of them in collaboration with STMicroelectronics. She is currently the European Coordinator of the project FP7-2PARMA-248716 on “PARallel PAradigms and Run-time MAnagement techniques for Many-core Architectures” (Jan. 2010–Dec. 2012). She was also the European Coordinator of the FP7-MULTICUBE-216693 project on “Multi-objective design space exploration of multi-processor SoC architectures for embedded multimedia applications” (Jan. 2008–June 2010). She served as member and/or co-chair in the technical committees of several international conferences such as MICRO, DAC, DATE, NOCS, SASP, ARCS and VLSI-SOC.

William Fornaciari is Associate Professor (with tenure) at Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy. He received the Laurea (M.Sc.) degree in Electronic Engineering and the Ph.D. degree in Automation Engineering and Computer Sciences, both from the Politecnico di Milano in 1989 and 1993 respectively. He has published five books and over 100 papers in international journals and conference proceedings, collecting four best paper awards, one certification of appreciation from IEEE and holds two international patents. Since 1993 he is member of program and scientific committees and chair of international conferences in the field of computer architectures, EDA and system-level design. He has been also

involved in the faculty of a joint Master program between the Politecnico di Milano and the University of Chicago at Illinois. Since 1997 has been involved in 11 EU-funded international projects and has been part of the pool of experts of the Call For Tender No. 964-2005 - WING - Watching IST INnovation and knowledGe. His current research interest includes embedded systems design methodologies, real-time operating systems, energy-aware design of SW and HW for multi-many core systems, reconfigurable computing and wireless sensor networks. Recently his involvement is manly related to MULTICUBE, SMECY, 2PARMA and COMPLEX european projects.

Eugenio Villar got his Ph.D. in Electronics from the University of Cantabria in 1984. Since 1992 is Full Professor at the Electronics Technology, Automatics and Systems Engineering Department of the University of Cantabria where he is currently the responsible for the area of HW/SW Embedded Systems Design at the Microelectronics Engineering Group. His research activity has been always related with system specification and modeling. His current research interests cover system specification and design, MPSoC modeling and performance estimation using SystemC and UML/Marte. He is author of more than 100 papers in international conferences, journals and books in the area of specification and design of electronic systems. Prof. Villar served in several technical committees of international conferences like the VHDL Forum, Euro-VHDL, EuroDAC, DATE, and FDL. He has participated in several international projects in electronic system design under the FP5, FP6 and FP7, Itea, Medea and Artemis programs. He is the representative of the University of Cantabria in the ArtemisIA JU.