Abstract
The chapter covers three approaches to emulate a memristor-based computer using artificial neural networks, and we describe how a memristor computer could be used to solve Cyber security problems. The memristor emulation neural network approach was divided into three basic deployment methods: (1) deployment of neural networks on the traditional Von Neumann CPU architecture (2) software based algorithms deployed on the Von Neumann architecture utilizing a Graphics Processing Units (GPUs), and (3) a hardware architecture deployed onto a field-programmable gate array.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
A. Mitra, W. Najjar, L. Bhuyan, Compiling PCRE to FPGA for accelerating SNORT IDS, in ACM/IEEE Symposium on Architectures for Networking and Communications Systems, Orlando, FL, Dec 2007
Lower Columbia College, Synapse of interconnecting neurons (2013), http://lowercolumbia.edu/students/academics/facultyPages/rhode-cary/intro-neural-net.htm (Fig. 1 image in chapter) pp. 1223–1230. Accessed 21 Mar 2013
Wikipedia, Neuron (2013), http://en.wikipedia.org/wiki/Neuron. Accessed 10 Mar 2013
Wikipedia, Neural Network (2013), http://en.wikipedia.org/wiki/Neural_network. Accessed 10 Mar 2013
Wikipedia, Feed forward neural network (2013), http://en.wikipedia.org/wiki/Feedforward_neural_network. Accessed 10 Mar 2013
S.L. Pinjare, Implementation of neural network back propagation training algorithm on FPGA, Int. J. Comput. Appl. 52(6), 0975–8887 (2012)
H. Jiang, The application of genetic neural network in network intrusion detection. J. Comput. 4(12), 1223–1230 (2009)
B. Conan, K. Guy, A neural network on GPU (2008), http://www.codeproject.com/Articles/24361/A-Neural-Network-on-GPU. Accessed 13 Mar 2008
Wikipedia, Neural network software (2013), http://en.wikipedia.org/wiki/Neural_network_software. Accessed 10 Mar 2013
J. Hofmann, Evolving neural networks on GPUs, GECCO (2011), http://www.gpgpgpu.com/gecco2011/entries/03/gecco.pdf. Accessed 21 May 2013
Wikipedia, Graphics processing unit (2013), http://en.wikipedia.org/wiki/Graphics_processing_unit. Accessed 13 Mar 2013
Wikipedia, FPGA (2013), http://en.wikipedia.org/wiki/Field-programmable_gate_array. Accessed 10 Mar 2013
P. Lysaght, J. Stockwood, J. Law, D. Girma, Artificial neural network implementation on a fine-grained FPGA, in Field Programmable Logic and Applications ed. by Hartenstein, ServÃt (Springer-Verlag, New York, 1994) pp. 421–431
A. Muthuramalingam, S. Himavathi, E. Srinivasan, Neural network implementation using FPGA: issues and application. Int. J. Inf. Commun. Eng. 4, 6 (2008)
Q.A. Tran, Evolving block-based neural network and field programmable gate arrays for host-based intrusion detection system, in 2012 Fourth International Conference on Knowledge and Systems Engineering (2012)
A.A. Hassan, A. Elnakib, M. Abo-Elsoud, FPGA-based neuro-architecture intrusion detection system, in International Conference on Computer Engineering & Systems, Cairo, Egypt, 25–27 Nov 2008, pp. 268–273
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media New York
About this chapter
Cite this chapter
Shevenell, M.J., Shumaker, J.L., Edwards, A.H., Pino, R.E. (2014). Memristors and the Future of Cyber Security Hardware. In: Pino, R. (eds) Network Science and Cybersecurity. Advances in Information Security, vol 55. Springer, New York, NY. https://doi.org/10.1007/978-1-4614-7597-2_17
Download citation
DOI: https://doi.org/10.1007/978-1-4614-7597-2_17
Published:
Publisher Name: Springer, New York, NY
Print ISBN: 978-1-4614-7596-5
Online ISBN: 978-1-4614-7597-2
eBook Packages: Computer ScienceComputer Science (R0)