
ARCHITECTURE AND CAD FOR DEEP-SUBMICRON FPGAs

**THE KLUWER INTERNATIONAL SERIES
IN ENGINEERING AND COMPUTER SCIENCE**

ARCHITECTURE AND CAD FOR DEEP-SUBMICRON FPGAs

Vaughn Betz
Jonathan Rose
Alexander Marquardt
University of Toronto



Springer Science+Business Media, LLC

Library of Congress Cataloging-in-Publication Data

Betz, Vaughn.

Architecture and CAD for deep-submicron FPGAs / Vaughn Betz,
Jonathan Rose, Alexander Marquardt.

p. cm. -- (Kluwer international series in engineering and
computer science ; SECS 497)

Includes bibliographical references and index.

ISBN 978-1-4613-7342-1

ISBN 978-1-4615-5145-4 (eBook)

DOI 10.1007/978-1-4615-5145-4

1. Field programmable gate arrays--Design and construction--Data
processing. 2. Programmable array logic. 3. Computer-aided design.

I. Rose, Jonathan. II. Marquardt, Alexander. III. Title.

IV. Series.

TK7895.G36B48 1999

621.39'5--dc21

00-11904

CIP

Third Printing 2002.

Copyright © 1999 by Springer Science+Business Media New York

Originally published by Kluwer Academic Publishers in 1999

Softcover reprint of the hardcover 1st edition 1999

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, mechanical, photocopying, recording, or otherwise, without the prior written permission of the publisher, Springer Science+Business Media, LLC.

Printed on acid-free paper.

This printing is a digital duplication of the original edition.

To Corinne, William, and Isabel,

Betty and Frank Rose,

Marie and Ron

Table of Contents

CHAPTER 1	<i>Introduction</i>	1
1.1	Overview of FPGAs	2
1.2	FPGA Architectural Issues	3
1.3	Approach and CAD Tools	7
1.4	Book Organization	8
1.5	Acknowledgments	9
CHAPTER 2	<i>Background and Previous Work</i>	11
2.1	FPGA Architecture	11
2.1.1	FPGA Programming Technologies	11
2.1.2	FPGA Logic Block Architecture	13
2.1.3	FPGA Routing Architecture	14
2.2	CAD for FPGAs	18
2.2.1	Synthesis and Logic Block Packing	19
2.2.2	Placement	22
2.2.3	Routing	25
2.2.4	Delay Modelling	31
2.2.5	Timing Analysis	32
2.3	Summary	34
CHAPTER 3	<i>CAD Tools: Packing and Placement</i>	37
3.1	Logic Block Packing	37
3.1.1	Cluster-Based Logic Blocks	38
3.1.2	Basic Logic Block Packing Algorithm: VPack	39
3.1.3	Timing-Driven Logic Block Packing: T-VPack	43
	Cluster Seed and Attraction Function	43
	Computational Complexity vs. Frequency of Timing Analysis	47

3.1.4	Result Quality of T-VPack vs. VPack	48
3.2	Placement: VPR	50
3.2.1	Overview of the VPR Placement Tool	51
3.2.2	New Adaptive Annealing Schedule	52
3.2.3	New Cost Function: Linear Congestion	55
3.2.4	Incremental Net Bounding Box Updates	58
3.3	Summary	61
 CHAPTER 4 <i>Routing Tools and Routing Architecture Generation</i>		63
4.1	Position within the CAD flow	63
4.2	Architecture Parameterization and Generation	64
4.2.1	Architecture Parameterization	65
4.2.2	The Routing-Resource Graph	68
4.2.3	Automatic Architecture Generation from Parameters	70
4.3	Routability-Driven Router	76
4.3.1	Cost Functions and Routing Schedules	76
4.3.2	Speed Enhancements	79
4.4	Timing-Driven Router	80
4.4.1	Superiority of Elmore Delay to the Linear Delay Model	80
4.4.2	Directly Optimizing the Elmore Delay	83
4.4.3	Net Routing Algorithm Complexity	90
4.4.4	Dynamic Base Costs	90
4.4.5	Routing Schedule	92
4.5	Delay Extraction and Timing Analysis	94
4.6	Router and Placement Algorithm Validation	95
4.6.1	Routability-Driven Router and Placement Algorithm	95
	Experimental Results with Input-Pin Doglegs	96
	Experimental Results Without Input Pin Doglegs	97
4.6.2	Timing-Driven Router	99
4.7	Summary	103
 CHAPTER 5 <i>Global Routing Architecture</i>		105
5.1	Motivation	105
5.2	Experimental Methodology	107

5.2.1	CAD Flow	107
5.2.2	Area-Efficiency Metric	109
5.2.3	Significant FPGA Architectural Details	109
5.3	Experimental Results: Directionally-Biased Routing	110
5.3.1	Results for Square Logic Block Arrays	111
5.3.2	Results for Rectangular Logic Block Arrays	113
5.4	Experimental Results: Non-Uniform Routing	115
5.4.1	Center/Edge Capacity Ratio	116
5.4.2	Single Center Channel	120
5.4.3	I/O Channel	122
5.5	Summary	126
 CHAPTER 6 <i>Cluster-Based Logic Blocks</i>		127
6.1	Motivation	127
6.2	Experimental Methodology	130
6.2.1	CAD Flow	130
6.2.2	Area Model	132
6.2.3	Delay Model	134
6.2.4	Architecture Evaluation Metric: Area-Delay Product	136
6.2.5	FPGA Architectural Assumptions	136
	Basic Architecture	137
	Routing Architecture	137
	Effect of Cluster Size on the Physical Length of FPGA	
	Routing Segments	138
	Sizing Routing Transistors to Compensate for Different	
	Physical Segment Lengths	138
6.3	Cluster Inputs Required vs. Cluster Size	139
6.4	Flexibility of Logic Block to Routing Interconnect vs. Cluster Size	141
6.5	Speed and Area-Efficiency vs. Cluster Size	142
6.5.1	Discussion of Delay vs. Cluster Size Results	145
6.6	Effect of Cluster Size on Compile Time	147
6.7	Summary	148

CHAPTER 7 Detailed Routing Architecture	151
7.1 Motivation	152
7.2 Experimental Methodology	153
7.2.1 FPGA Architectural Assumptions	154
7.2.2 CAD Flow	155
7.2.3 Delay Model Accuracy	156
7.2.4 Area Model	157
Importance of a Detailed Area Model	158
7.2.5 Experimental Philosophy	159
7.3 Single Wire Length Architectures	159
7.3.1 Switch Block Issues	160
7.3.2 Best Single Wire Length	163
7.3.3 Amount of Connectivity Between Logic Blocks and Channels	165
7.4 Two Types of Wire Segment Architectures	166
7.4.1 Tri-State Buffer Routing Switches Only	166
7.4.2 Length 4 Buffered Wires Plus Pass-Transistor-Switched Wires	167
7.4.3 Length 8 Buffered Wires Plus Pass-Transistor-Switched Wires	172
7.4.4 Length 4 Pass-Transistor-Switched Wires Plus Buffered Wires	172
7.5 Internal Population	175
7.5.1 All Length 4 Buffered Wires	175
7.5.2 Two-Wire-Type Architectures	181
7.6 Wire Spacing for Speed	183
7.7 Overall Architecture Comparison	185
7.8 Summary	189
 CHAPTER 8 Conclusions and Future Work	 191
8.1 Summary and Contributions	191
8.2 Future Work	196
8.2.1 CAD Tool Enhancements	196
8.2.2 Future FPGA Architecture Research	197
 APPENDIX A Graphic Visualization in VPR	 199
 APPENDIX B FPGA Circuitry and Process Modeling	 207
B.1 Transistor-Level Schematics and Assumptions	207

B.1.1	FPGA Routing Structures	208
	Gate Boosting.....	208
	Buffers	210
	Connection Block to Logic Block Input Pins	212
B.1.2	Logic Block Structures	214
B.2	Delay and RC-Equivalent Circuit Extraction	217
 APPENDIX C <i>Sizing of Routing Transistors and Metal</i>		221
C.1	Sizing Pass Transistor Routing Switches	221
C.2	Sizing Tri-State Buffer Routing Switches	225
C.3	Tri-State Buffers in Output Pin Connection Blocks	228
C.4	Metal Width and Spacing	228
 References		233
 Index		243