Skip to main content
SpringerLink
Log in
Book cover

Security and Fault Tolerance in Internet of Things pp 21–41Cite as

Low Cost Dual-Phase Watermark for Protecting CE Devices in IoT Framework

  • Chapter
  • First Online:

  • 890 Accesses

Part of the book series: Internet of Things ((ITTCC))

Abstract

Intellectual property (IP) core providers are increasingly aware of the need to protect their investment from either counterfeit/forgery or illegal ownership. This chapter presents a novel low cost dual phase watermarking methodology during high level synthesis (HLS) for IP core protection of vendor. Robust vendor signature is embedded in two subsequent phases of high level synthesis to form an integrated watermark. We present a dual-phase watermarking methodology that embeds a multi-variable double phase watermarking during high level synthesis for application specific IPs (application specific integrated circuits) that incurs zero delay and register overhead as well as minimal hardware overhead. The dual-phase watermarking approach yields average reduction of embedding cost of 6% (which includes average area reduction of 7% and average latency reduction of 4%) when compared to two recent HLS based watermarking approaches for application specific IPs. Additionally, the approach also achieves stronger proof of authorship compared to two recent HLS based watermarking approaches.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   99.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD   129.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Castillo, E., Meyer-Baese, U., Garca, A., et. al.: IPP@HDL: efficient intellectual property protection scheme for IP cores. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 15(5), 578–591 (2007)

    Article  Google Scholar 

  2. Koushanfar, F., Hong, I., Potkonjak, M.: Behavioral synthesis techniques for intellectual property protection. ACM Trans. Des. Autom. Electron. Syst. 10(3), 523–545 (2005)

    Article  Google Scholar 

  3. Sengupta, A., Bhadauria, S.: Exploring low cost optimal watermark for reusable IP cores during high level synthesis. IEEE Access J. 4(99), 2198–2215 (2016)

    Article  Google Scholar 

  4. Fernandez, M., Soriano, M., Cotrina, J.: Tracing illegal redistribution using errors-and-erasures and side information decoding algorithms. IET Inf. Secur. 1(2), 83–90 (2007)

    Article  Google Scholar 

  5. Yuan, L., Qu, G., Ghouti, L., et. al.: VLSI design IP protection: solutions, new challenges, and opportunities. In: Proceedings of the 1st NASA/ESA Conference on Adaptive Hardware and System (AHS), pp. 469–476 (2006)

    Google Scholar 

  6. Abdel-Hamid, A.T., Tahar, S., Aboulhamid, E.M.: A public-key watermarking technique for IP designs. In: Proceedings of the Conference on Design, Automation and Test in Europe, vol. 1, pp. 330–335 (2005)

    Google Scholar 

  7. Roy, J.A., Koushanfar, F., Markov, I.L.: EPIC: ending piracy of integrated circuits. In: Proceedings of the Design, Automation and Test in Europe (DATE), pp. 1069–1074 (2008)

    Google Scholar 

  8. Yu, T., Zhu, Y.: A new watermarking method for soft IP protection. In: Proceedings of the International Conference on Consumer Electronics, Communications and Networks (CECNet), pp. 3839–3842 (2011)

    Google Scholar 

  9. Nie, T., Zhou, L., Li, Y.: Hierarchical watermarking method for FPGA IP protection. IETE Tech. Rev. 30(5), 367–374 (2013)

    Article  Google Scholar 

  10. Ziener, D., Teich, J.: Power signature watermarking of IP cores for FPGAs. J. Signal Process. Syst. 51(1), 123–136 (2008)

    Article  Google Scholar 

  11. Le Gal, B., Bossuet, L.: Automatic low-cost IP watermarking technique based on output mark insertions. Des. Autom. Embed. Syst. 16(2), 71–92 (2012)

    Article  Google Scholar 

  12. Wu, Y.-T., Shih, F.Y.: Digital watermarking based on chaotic map and reference register. Pattern Recognit. 40(12), 3753–3763 (2007)

    Article  Google Scholar 

  13. Alkabani, Y., Koushanfar, F., Potkonjak, M.: Remote activation of ICs for piracy prevention and digital right management. In: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, pp. 674–677 (2007)

    Google Scholar 

  14. Ni, Z., Shi, Y.-Q., Ansari, N., Su, W.: Reversible data hiding. IEEE Trans. Circuits Syst. Video Technol. 16(3), 354–362 (2006)

    Article  Google Scholar 

  15. Marvel, L.M.: Information hiding: steganography and watermarking. In: Javidi, B. (ed.) Optical and digital techniques for information security. Advanced sciences and technologies for security applications, vol. 1, pp. 113–133. Springer, New York, NY, USA (2005)

    Google Scholar 

  16. Cox, I.J., Miller, M.L., Bloom, J.A., Fridrich, J., Kalker, T.: Digital Watermarking and Steganography. Morgan Kaufmann, San Mateo, CA, USA (2007)

    Google Scholar 

  17. Kufel, J., Wilson, P.R., Hill, S., et. al.: Sequence-aware watermark design for soft IP embedded processors. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(1), 276–289 (2016)

    Article  Google Scholar 

  18. Jain, A.K., Yuan, L., Qu, G., et. al.: Zero overhead watermarking technique for FPGA designs. In: Proceedings of the 13th ACM Great Lakes Symposium on VLSI, pp. 147–152 (2003)

    Google Scholar 

  19. Cui, A., Qu, G., Zhang, Y.: Ultra-low overhead dynamic watermarking on scan design for hard IP protection. IEEE Trans. Inf. Forensics Secur. 10(11), 2298–2313 (2015)

    Article  Google Scholar 

  20. Sengupta, A., Roy, D., Mohanty, S.P.: Triple-phase watermarking for reusable IP core protection during architecture synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. pp. 1–1 (2017). https://doi.org/10.1109/TCAD.2017.2729341

    Article  Google Scholar 

  21. Rashid, A., Asher, J., Mangione-Smith, W. H., et. al.: Hierarchical watermarking for protection of DSP filter cores. In: Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No. 99CH36327), San Diego, CA, pp. 39–42 (1999)

    Google Scholar 

  22. Charbon, E.: Hierarchical watermarking in IC design. In: Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No. 98CH36143), Santa Clara, CA, pp. 295–298 (1998)

    Google Scholar 

  23. Cui, A., Chang, C. H., Zhang, L.: A hybrid watermarking scheme for sequential functions. In: IEEE International Symposium of Circuits and Systems (ISCAS), Rio de Janeiro, pp. 2333–2336 (2011)

    Google Scholar 

  24. Rajendran, J., Zhang, H., Sinanoglu, O., et. al.: High-level synthesis for security and trust. In: Proceedings of the IEEE 19th International On-Line Testing Symposium (IOLTS), pp. 232–233 (2013)

    Google Scholar 

  25. Karri, R., Rajendran, J., Rosenfeld, K., et. al.: Trustworthy hardware: identifying and classifying hardware trojans. Computer 43(10), 39–46 (2010)

    Article  Google Scholar 

  26. Sengupta, A., Bhadauria, S., Mohanty, S.P.: TL-HLS: methodology for low cost hardware trojan security aware scheduling with optimal loop unrolling factor during high level synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(4), 655–668 (2017)

    Article  Google Scholar 

  27. Thomas, D.E., Lahnese, E.D., Walker, R.A., et. al.: Algorithmic and Register-Transfer Level Synthesis: The System Architects? Workbench. Kluwer Academic Publisher (1990)

    Google Scholar 

  28. Heijligers, M.J.M., Cluitmans, L.J.M., Jess, J.A.G.: High-level synthesis scheduling and allocation using genetic algorithms. In: Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC ’95). ACM, New York, NY, USA (1995)

    Google Scholar 

  29. Zoltan, B.: Scheduling algorithms for high-level synthesis. ACAM Sci. J. 5(1–2), 48–57 (1996)

    Google Scholar 

  30. Hwang, C.T., Lee, J.H., Hsu, Y.C.: A formal approach to the scheduling problem in high level synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 10(42), 464–475 (1991)

    Article  Google Scholar 

  31. Coussy, P., Chavet, C., Bomel, P., et. al.: ‘GAUT: a high-level synthesis tool for DSP applications’ in High-Level Synthesis: From Algorithm to Digital Circuit. Springer, Germany, Heidelberg (2008)

    Google Scholar 

  32. Canis, A., Choi, J., Aldham, M., et. al.: LegUp: an open-source high-level synthesis tool for FPGA-based processor/accelerator systems. ACM Trans. Embed. Comput. Syst. 13(2), 1–27 (2013)

    Article  Google Scholar 

  33. Sengupta, A.: Exploration of kc-cycle transient fault secured datapath and loop unrolling factor for control data flow graphs during high level synthesis. IET Electron. Lett. 51(7), 562–564 (2015)

    Article  Google Scholar 

  34. Sengupta, A., Roy, D.: Protecting an intellectual property core during architectural synthesis using high-level transformation based obfuscation. IET Electron. Lett. (2017). https://doi.org/10.1049/el.2017.1329

    Article  Google Scholar 

  35. Mishra, V.K., Sengupta, A.: Swarm inspired exploration of architecture and unrolling factors for nested loop based application in architectural synthesis. IET Electron. Lett. 51(2), 157–159 (2015)

    Article  Google Scholar 

  36. Sengupta, A., Mohanty, S.P.: High-level synthesis of digital circuits in the nanoscale, mobile electronics era. In: IET Book: Nano-CMOS and Post-CMOS Electronics: Circuits and Design, pp: 219–261 (2016). e-ISBN: 9781785610004

    Google Scholar 

  37. NanGate 15 nm open library (2016). http://www.nangate.com/?page_id=2328

  38. Express Benchmarks (2016). http://www.ece.ucsb.edu/EXPRESS/benchmark/

  39. Mohanty, S.P., et. al.: Low-Power High-Level Synthesis for Nanoscale CMOS Circuits. Springer Science+Business Media, LLC (2008). https://doi.org/10.1007/978-0-387-76474-0

Download references

Acknowledgements

Under grant no. 22/730/17/EMR-II CSIR has supported this work financially. The authors would like to thank CSIR for the same.

Author information

Authors and Affiliations

  1. Discipline of Computer Science and Engineering, Indian Institute of Technology Indore, Indore, India

    Anirban Sengupta & Dipanjan Roy

Authors
  1. Anirban Sengupta
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Dipanjan Roy
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Anirban Sengupta .

Editor information

Editors and Affiliations

  1. Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India

    Rajat Subhra Chakraborty

  2. Department of Computer Science and Engineering, Indian Institute of Technology Patna, Patna, Bihar, India

    Jimson Mathew

  3. Department of Computer Science, Electrical and Space Engineering, Luleå University of Technology, Skellefteå, Sweden

    Athanasios V. Vasilakos

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this chapter

Check for updates. Verify currency and authenticity via CrossMark

Cite this chapter

Sengupta, A., Roy, D. (2019). Low Cost Dual-Phase Watermark for Protecting CE Devices in IoT Framework. In: Chakraborty, R., Mathew, J., Vasilakos, A. (eds) Security and Fault Tolerance in Internet of Things. Internet of Things. Springer, Cham. https://doi.org/10.1007/978-3-030-02807-7_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-02807-7_2

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-02806-0

  • Online ISBN: 978-3-030-02807-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation