Analog Circuits and Signal Processing

Series Editors:

Mohammed Ismail, Dublin, USA Mohamad Sawan, Montreal, Canada The Analog Circuits and Signal Processing book series, formerly known as the Kluwer International Series in Engineering and Computer Science, is a high level academic and professional series publishing research on the design and applications of analog integrated circuits and signal processing circuits and systems. Typically per year we publish between 5–15 research monographs, professional books, handbooks, edited volumes and textbooks with worldwide distribution to engineers, researchers, educators, and libraries.

The book series promotes and expedites the dissemination of new research results and tutorial views in the analog field. There is an exciting and large volume of research activity in the field worldwide. Researchers are striving to bridge the gap between classical analog work and recent advances in very large scale integration (VLSI) technologies with improved analog capabilities. Analog VLSI has been recognized as a major technology for future information processing. Analog work is showing signs of dramatic changes with emphasis on interdisciplinary research efforts combining device/circuit/technology issues. Consequently, new design concepts, strategies and design tools are being unveiled.

Topics of interest include:

Analog Interface Circuits and Systems;

Data converters;

Active-RC, switched-capacitor and continuous-time integrated filters;

Mixed analog/digital VLSI;

Simulation and modeling, mixed-mode simulation;

Analog nonlinear and computational circuits and signal processing;

Analog Artificial Neural Networks/Artificial Intelligence;

Current-mode Signal Processing;

Computer-Aided Design (CAD) tools;

Analog Design in emerging technologies (Scalable CMOS, BiCMOS, GaAs, heterojunction and floating gate technologies, etc.);

Analog Design for Test;

Integrated sensors and actuators;

Analog Design Automation/Knowledge-based Systems;

Analog VLSI cell libraries;

Analog product development;

RF Front ends, Wireless communications and Microwave Circuits;

Analog behavioral modeling, Analog HDL.

More information about this series at http://www.springer.com/series/7381

Mustafijur Rahman • Ramesh Harjani

Design of Low Power Integrated Radios for Emerging Standards



Mustafijur Rahman Intel Labs Hillsboro, OR, USA Ramesh Harjani Department of Electrical & Computer Engineering University of Minnesota Minneapolis, MN, USA

ISSN 1872-082X ISSN 2197-1854 (electronic) Analog Circuits and Signal Processing ISBN 978-3-030-21332-9 ISBN 978-3-030-21333-6 (eBook) https://doi.org/10.1007/978-3-030-21333-6

© Springer Nature Switzerland AG 2020

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors, and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Switzerland AG. The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

To my dear parents....

Preface

In this book, circuit techniques pertinent to low power CMOS integrated radio design compatible with IEEE 802.15.6 standard are presented. Low power radios are in increasing demand with the advent of an era of the "Wireless Body Area Networks" and "Internet of Things". The performance of the proposed techniques have been verified by fabricating them in two standard CMOS processes: TSMC's 65 nm and IBM's 130 nm process. These designs are compatible with all the channels defined in IEEE 802.15.6 standard in the frequency range of 2.36–2.484 GHz.

First, an IEEE 802.15.6 compliant 2360–2484 MHz multiband transmitter is presented that digitally multiplexes the appropriate phases from an 800 MHz polyphase filter output to generate $\pi/4$ DQPSK signals at 2.4 GHz using injection locking. Modulation at one-third the RF frequency reduces the transmitter power consumption and enables channel selection using an integer N PLL running at 800 MHz. The modulation technique does not require phase calibration and resolves the problems of traditional injection lock-based modulators. The prototype transmitter implemented in IBM's 130 nm technology consumes 2.4 mW while delivering –10 dBm RF power at the TX output resulting in an energy efficiency of 2.5 nJ/bit at 1.2 Mbps raw data rate. The measured RMS EVM for $\pi/4$ DQPSK modulation is 3.21%.

Second, a 2.3–2.5 GHz low power low-noise 0.7 V mixer-first RF frontend for an IEEE 802.15.6 narrowband receiver is presented which uses frequency translated mutual noise cancellation based on passive coupling. Unlike traditional noise cancelling techniques, we perform symmetrical noise cancellation of a fully differential structure where each path cancels the noise of the other at IF. This prototype design realized in TSMC's 65 nm CMOS tackles the noise figure and power consumption problems of sub-1 V mixers. The figure of merit (FOM) is 10 dB higher, and the power consumption is 194 μ W which is 0.5× lower than the state of the art. The local oscillator (LO) power used is only -14 dBm.

Third, a 0.7 V low power LNA combines a 1:3 frontend balun with dual-path noise and nonlinearity cancellation for improved noise performance at low power. In traditional techniques, only the noise of the main path is cancelled, while the noise

of the auxiliary path is minimized by using high power. In the proposed design, the noise and nonlinearity of both the main and the auxiliary paths are mutually cancelled, allowing for low power operation. The 2.8 dB NF -10.7 dBm IIP3 LNA in TSMC's 65 nm GP process consumes 475 μ W of power resulting in an FOM of 28.8 dB which is 8.2 dB better than the state of the art.

Finally, we present an 802.15.6 compliant 2.36–2.484 GHz multiband transceiver that uses an energy-efficient programmable digital power amplifier on the transit side and a zero power passive voltage gain frontend using a 1:3 balun on the receive side to achieve low power operation. A seventh harmonic injection locked oscillator and zero power passive polyphase filter generate the phases at 2.4 GHz required for phase modulation on the transmit side and for LO generation on the receive side. This enables channel selection using a 342.86 MHz PLL, i.e., at one-seventh of the RF frequency of 2.4 GHz to result in low power consumption. The prototype transmitter consumes 1.48 mW of power while delivering -9.47 dBm output power resulting in an energy efficiency of 1.52 nJ/bit at 971 kbps data rate. The measured RMS EVM for $\pi/4$ DQPSK modulation is 5.68%. The prototype receiver consumes 1.29 mW of power resulting in an energy efficiency of 1.32 nJ/bit while achieving a receiver noise figure of 10.2 dB and an IIP3 of -24.1 dBm. This design does not use offchip inductors.

Hillsboro, OR, USA Minneapolis, MN, USA Mustafijur Rahman Ramesh Harjani

Acknowledgments

I have received immense support, inspiration, and guidance from several people to reach this stage in life, and this book shall be incomplete without expressing gratitude to them.

First and foremost, I express my most sincere gratitude to my advisor Prof. Ramesh Harjani for his guidance and motivation throughout my PhD. I am fortunate to have him as an advisor who provided me the freedom to explore on my own and at the same time guided me when I was struggling with a problem. I am grateful to him for facilitating me with a fabrication of circuits in advanced technology nodes and a well-equipped lab with test instruments. Furthermore, he has helped me acquire skills related to technical writing and making quality presentations. I am also thankful to Savita Harjani for the warm hospitality and delicious food at the get-together dinner parties at their residence which I shall miss in the future.

I would like to thank Prof. F.A. Talukdar and Dr. K.L. Baishnab for supervising my undergraduate final year project at NIT Silchar. Their support has been instrumental in publishing my undergraduate research work in analog circuit design. Furthermore, I was fortunate to earn a summer research position under Prof. Roy. P. Paily at IIT Guwahati where I was exposed to MEMS and analog circuit design using state-of-the-art CAD tools.

I would like to thank my lab-mates Martin Sturm and Mohammad Elbadry for introducing me to the steps of completing a successful tapeout in silicon. They also helped me in using the test equipments in the laboratory. I am thankful to Mohammad Elbadry for helping me in the layout of digital baseband section in the transmitter and guiding me through EM simulation steps. I can never forget Taehyoun Oh for his words of inspiration which helped in fostering strong confidence within myself throughout my PhD. I am also thankful to Anindya Saha, Saurabh Chaubey, Rakesh Kumar Palani, Hundo Shin, Xingyi Hua, and Zhiheng Wang for being great friends and lab-mates.

Furthermore, I would like to thank the people in the ECE Department whose support enable graduate students to conduct research smoothly. I would like to thank Carlos Soria and Chimai Nguyen for their support in maintaining the servers, softwares, and CAD tools. I would also like to thank Linda Bullis, Dan Dobrick, Jim Aufderhar, and Linda Jagerson for their help in purchasing components and in administrative issues.

Outside academics, I would like to thank Sri Sunil Barman in my hometown, Abhayapuri, in Assam, India, who was a retired laboratory demonstrator in a local Science College. He wrote a couple of books for designing portable radios and hobby projects using discrete components and used to present electronic projects in local science exhibitions. Being written by someone in the same town, I got excited and followed those books when I was in class VIII in school. I started designing interesting electronic projects like radio receiver and transmitter, automatic water tap using light-dependent resistor (LDR), power backup inverters, etc. Being fascinated at an early age, I decided to pursue Electronics and Communication Engineering during my undergraduate studies at NIT Silchar.

Finally, I am ever grateful to my parents for their trust and moral support. They have given me absolute freedom to pursue what I liked the most. Their blessings and good wishes have been invaluable in accomplishing my achievements.

I sincerely thank you all!

Contents

1	Introduction		
	1.1	Organization	4
	Refe	erences	4
2	Transmitter		
	2.1	Introduction	5
	2.2	System Overview	6
	2.3	Transmitter Specifications	7
		2.3.1 System Level Specifications	7
		2.3.2 Circuit Level Specifications	8
	2.4	Circuits	10
	2.5	Analysis	15
	2.6	Process Variation and Device Mismatches	16
	2.7	Measurements	17
	2.8	Conclusion	20
	Refe	erences	21
3	Rec	eiver	23
	3.1	Introduction	23
	3.2	System Overview	24
	3.3	Receiver Specifications	25
		3.3.1 System Level Specifications	26
		3.3.2 Circuit Level Specifications	26
	3.4	Circuit Design	27
		3.4.1 Signal Path	28
		3.4.2 Noise Path	29
		3.4.3 Noise Cancellation Ratio	29
		3.4.4 Noise Analysis	33
	3.5	Noise Cancellation Simulations	34
	3.6	Impact of Process Variation	34
	3.7	Measurement Results	35
	3.8	Conclusion	39
	Refe	erences	39
			xi

4	Dua	l-Path I	Noise Cancelling LNA	41		
	4.1	Introdu	uction	41		
	4.2	Circuit	t Design	44		
		4.2.1	CS Noise Cancellation	44		
		4.2.2	CG Noise Cancellation	46		
		4.2.3	Zin	46		
	4.3	Signal	, Noise, and Nonlinearity Analysis	47		
		4.3.1	Signal Analysis	47		
		4.3.2	Noise Analysis	48		
		4.3.3	Nonlinearity Analysis	49		
	4.4	Impact	t of Process Variation	50		
	4.5	Measu	rement Results	50		
	4.6	Conclu	usions	55		
	Refe	erences .		55		
5	Trai	nsceiver	r	. 57		
	5.1	Introdu	uction	57		
	5.2	Systen	n Overview	58		
	5.3	Circuit	t Diagram	58		
	5.4	Measu	rement Results	60		
	5.5	Conclu	usion	64		
	Refe	erences .		65		
6	Con	clusion	s	67		
In	dex			69		

List of Figures

Fig. 1.	Wireless body area network	2
Fig. 1.2	2 Untethered patient monitoring using wireless body area network	2
Fig. 1.	The internet of things scenario (Source: https://www.cis.	
-	com.au/blog/internet-of-things/)	3
Fig. 1.4	Prediction of 50 billion connected things/devices using	
-	internet by 2020 (performed by Cisco)	3
Fig. 2.	Block diagram of the proposed low power transmitter	7
Fig. 2.2	2 Circuit diagram of eight-phase polyphase filter and MUX	10
Fig. 2.	Phase transitions at 800 MHz and 2.4 GHz for $\pi/4$ DQPSK	
	modulation	11
Fig. 2.4	Circuit model of ILO and plot of ϕ_{ss} vs. $\omega_0 - \omega_{inj}$	11
Fig. 2.:	5 Circuit diagram of pulse slimmer, ILO, and class AB PA	12
Fig. 2.0	Amplitude of the 3rd harmonic and the ratio of 3rd harmonic	
	and fundamental	13
Fig. 2.'	Simulated output of the pulse slimmer showing Vinj1 and Vinj2	14
Fig. 2.3	3 Traditional injection locked technique vs. proposed technique	14
Fig. 2.9	Phasor plot for EVM analysis	15
Fig. 2.	0 Monte Carlo simulation results of pulse slimmer and	
	polyphase filter with MUX	16
Fig. 2.	1 Monte Carlo simulation results of center frequency of ILO	
	and PA chain	17
Fig. 2.	2 Die-micrograph of the TX fabricated in IBM 130 nm CMOS	17
Fig. 2.	3 Test setup of the transmitter	18
Fig. 2.	4 Power consumption distribution of the transmitter	18
Fig. 2.	5 Measured EVM of transmitter at output power level	
	of -9.46 dBm	18
Fig. 2.	6 TX output spectrum showing ACPR of -33.34 dB	19
Fig. 2.	7 Wideband TX output spectrum and transmit mask	19
Fig. 2.	8 Power vs. frequency of existing PLLs in the literature	20

Fig. 3.1	Block diagrams for (a) traditional switching mixer	
	and (b) traditional noise cancellation technique	24
Fig. 3.2	Block diagram for proposed design using FTMNC	25
Fig. 3.3	Circuit diagram of the FTMNC mixer with signal addition	28
Fig. 3.4	Equivalent circuit model for M1's current noise transfer	
	function and the flow diagram for the noise cancellation	
	mechanism	30
Fig. 3.5	Simplified layout and circuit model for the center-tapped	
-	symmetric inductor acting as an inductor for differential	
	signal but as a transformer for single ended noise current	31
Fig. 3.6	(a) M1's single ended noise current undergoing resistive	
e	division through the transformer. (b) Simplified model of	
	the noise current division	31
Fig. 3.7	Simulation of noise cancellation ratio (NCR) vs upconverted	
0	source resistance (R)	32
Fig. 3.8	Simulation of coupling coefficient (k), quality factor (O).	
0	self-inductance (L), and mutual inductance (M) of the	
	center-tapped symmetric differential inductor vs. frequency	32
Fig. 3.9	(a) NTF paths from channel noise source of M1. (b) STF	
0	paths from PORT1, (c) NTF curves from channel noise	
	source of M1. and (d) STF curves from PORT1	35
Fig. 3.10	Monte Carlo simulation results of noise figure including	
0	process variation and device mismatch	35
Fig. 3.11	Monte Carlo simulation results of gain including process	
0	variation and device mismatch	36
Fig. 3.12	(a) Process corner simulation of gain and NF vs temperature.	
0	(b) Measured NF and gain over 5 samples	36
Fig. 3.13	Die-micrograph of the receiver frontend	37
Fig. 3.14	Test setup of the receiver frontend	37
Fig. 3.15	Measured and simulated (a) conversion gain, S11.	
0	and (b) NF vs. RF frequency	37
Fig. 3.16	Measured IIP3 and two tone test output spectrum	38
Fig. 3.17	Chart comparing FOM, LO power, and noise figure	39
E' 41		10
Fig. 4.1	Cisco's prediction of connected devices per person by 2020	42
Fig. 4.2	Traditional noise cancelling (NC) LNA and their shortcomings	43
F1g. 4.3	Coupling of traditional CS and CG noise cancelling (NC)	
D ' 4 4	LNA stages to form a coupled CS-CG NC LNA	45
F1g. 4.4	Noise cancellation mechanism in the proposed LNA	45
Fig. 4.5	Circuit model for the balun	47
F1g. 4.6	Insertion loss and coupling between secondaries of the balun	47
Fig. 4.7	Simplified model for noise cancellation of M2	48
Fig. 4.8	Modelling nonlinearity for both the CS and the CG paths	49
Fig. 4.9	Monte Carlo simulations for noise figure: process	<i>—</i> ·
	variation impact	50

List of Figures

Fig. 4.10	Monte Carlo simulation results for gain: process	
	variation impact	51
Fig. 4.11	Process corner simulation results for gain and noise figure	
	vs temperature	51
Fig. 4.12	Die-micrograph of the LNA	51
Fig. 4.13	Test setup for LNA measurement	52
Fig. 4.14	Measured and simulated NFs with full and partial NC	53
Fig. 4.15	Measured gain and S11 of the LNA	53
Fig. 4.16	Two tone output spectrum with full and partial cancellation	54
Fig. 4.17	FOM, power, and noise figure comparison	54
Fig. 5.1	System block diagram of the transceiver	58
Fig. 5.2	Overall circuit details for the proposed transmitter	59
Fig. 5.3	Conceptual circuit block diagram for the PA	60
Fig. 5.4	Receiver frontend circuit details	61
Fig. 5.5	Die-micrograph for the proposed transceiver	61
Fig. 5.6	Measured EVM for the transmitter	62
Fig. 5.7	Measured ACPR for the transmitter	62
Fig. 5.8	Measured gain and noise figure for the receiver	63
Fig 59	Power vs frequency of existing PLLs in the literature	63
1 16. 5.7	Tower vs nequency of existing TLLs in the interature	05

List of Tables

Table 2.1	Performance comparison of the transmitter	21
Table 3.1	Performance comparison of the receiver frontend	38
Table 4.1	Performance comparison of the LNA	54
Table 5.1	Performance comparison of the transceiver	64