Skip to main content
SpringerLink
Log in
Book cover

International Andrei Ershov Memorial Conference on Perspectives of System Informatics

PSI 2019: Perspectives of System Informatics pp 1–9Cite as

Rapid Instruction Decoding for IA-32

  • Conference paper
  • First Online:

  • 301 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 11964))

Abstract

This paper explains new performance-oriented instruction decoder for IA-32 ISA. The decoder provides the functionality required for program analysis and interpretation and exports simple interface for the conversion of a code byte stream into a stream of generalized instruction descriptions. We report measurements comparing our decoder with well-known alternative solutions to demonstrate its superior efficiency.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. bochs: The Open Source IA-32 Emulation Project (2017). http://bochs.sourceforge.net/

  2. gem5 (2017). http://gem5.org/Main_Page

  3. Intel XED (2017). https://intelxed.github.io/

  4. QEMU (2017). https://www.qemu.org/

  5. GitHub - dyninst/dyninst: DyninstAPI: tools for binary instrumentation, analysis, and modification (2018). https://github.com/dyninst/dyninst

  6. Udis86 Disassembler Library for x86/x86–64 (2018). http://udis86.sourceforge.net/

  7. Intel Corporation: The 8086 Family Users Manual. No. 9800722–03, October 1979

    Google Scholar 

  8. Intel Corporation: Intel 80386 Programmer’s Reference Manual. No. 230985 (1986)

    Google Scholar 

  9. Intel Corporation: Intel® 64 and IA-32 Architectures Software Developer’s Manual: Instruction Set Reference. No. 325383–066US, March 2018

    Google Scholar 

  10. Reshadi, M., Dutt, N.D., Mishra, P.: A retargetable framework for instruction-set architecture simulation. ACM Trans. Embed. Comput. Syst. 5, 431–452 (2006)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of Software for Information Technologies, Belarusian State University of Informatics and Radioelectronics, 6 P. Brovki Street, 220013, Minsk, Belarus

    Yauhen Klimiankou

Authors
  1. Yauhen Klimiankou
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Yauhen Klimiankou .

Editor information

Editors and Affiliations

  1. Microsoft Research, Redmond, WA, USA

    Nikolaj Bjørner

  2. AP Ershov Institute of Informatics Systems, Novosibirsk, Russia

    Irina Virbitskaite

  3. School of Computer Science, University of Manchester, Manchester, UK

    Andrei Voronkov

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Klimiankou, Y. (2019). Rapid Instruction Decoding for IA-32. In: Bjørner, N., Virbitskaite, I., Voronkov, A. (eds) Perspectives of System Informatics. PSI 2019. Lecture Notes in Computer Science(), vol 11964. Springer, Cham. https://doi.org/10.1007/978-3-030-37487-7_1

Download citation

  • DOI: https://doi.org/10.1007/978-3-030-37487-7_1

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-030-37486-0

  • Online ISBN: 978-3-030-37487-7

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation