Abstract
This work proposes a novel technique for hardware area-time estimation of applications on FPGA. The application C code is first converted to the target independent LLVM IR prior to wrapping the basic blocks as functions using a LLVM transformation pass. The LegUp tool’s ‘LLVM IR functions to RTL modules’ conversion is carried out to facilitate RTL synthesis using the Altera Quartus tools. In order to support FPGAs other than Altera, the soft IP cores generated by LegUp were replaced as generic RTL components. Further, additional modules have been incorporated to support floating point operations. This approach, has made it possible to support FPGAs from other vendors with high area-time estimation accuracy. The proposed technique relies on the free versions of the vendor tools and LegUp. Moreover, the approach does not necessitate time consuming post synthesis steps such as Place & Route and Bit Stream Generation in order to obtain reasonably accurate area estimation measures.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
FPGA Market by Type, Verticals, Architecture, Technology Node, and Geography - Forecast to 2022 (2016). https://bit.ly/2u0Tq5r
Bilavarn, S., et al.: Design space pruning through early Estimations of area/delay tradeoffs for FPGA Implementations. In: TCAD 2006 (2006)
Brandolese, C., et al.: An area estimation methodology for FPGA based designs at systemc-level. In: DAC 2004 (2004)
Chuong, M.: Rapid area-time estimation technique for porting C-based applications onto FPGA platforms. Scalable Comput. Pract. Exp. 8(4), 359–371 (2008)
Hara, Y., et al.: CHStone: a benchmark program suite for practical C-based high-level synthesis. In: ISCAS 2008 (2008)
International Technology Roadmap for Semiconductors (2011). https://bit.ly/2t9LRJj
Joshi, A.: Embedded systems: technologies and markets - IFT016E (2014). https://bit.ly/37DRvT5
LLVM: The LLVM Compiler Infrastructure. http://llvm.org/
Mark, H.: “Time = Money: Faster Time to Market with Formal Verification”, Mentor Graphics (2013). https://bit.ly/3404j3o
Meeuws, R., et al.: Quipu: a statistical model for predicting hardware resources. ACM Trans. Reconfigurable Technol. Syst. 6(1), 25 (2013)
Quinton, B., et al.: News (2016). http://www.verific.com/
Rim, M., et al.: Estimating performance characteristics of loop transformations. In: ISCAS 1994
Schumacher, P., et al.: Fast and accurate resource estimation of RTL-based designs targeting FPGAS. In: FPL 2008
Todman, T., et al.: Reconfigurable design automation by high-level exploration. In: ASAP 2012
Tong, V.: Opportunities and challenges: 28nm and 2.5/3-D IC design and manufacturing (2012). https://bit.ly/33VR3g5
University of Toronto: LegUp High-Level Synthesis. http://legup.eecg.utoronto.ca
Wijesundera, D., et al.: Framework for rapid performance estimation of embedded soft core processors. TRETS 11(2), 1–21 (2018)
Wijesundera, D., et al.: Wibheda+: framework for data dependency-aware multi-constrained hardware-software partitioning in FPGA-based SoCs for IoT applications. In: HEART 2018
Xu, M., et al.: Area and timing estimation for lookup table based FPGAs. In: EDTC 1996
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Wijesundera, D., Shah, K., Liyanage, K., Prakash, A., Srikanthan, T., Perera, T. (2020). Technique for Vendor and Device Agnostic Hardware Area-Time Estimation. In: Rincón, F., Barba, J., So, H., Diniz, P., Caba, J. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2020. Lecture Notes in Computer Science(), vol 12083. Springer, Cham. https://doi.org/10.1007/978-3-030-44534-8_13
Download citation
DOI: https://doi.org/10.1007/978-3-030-44534-8_13
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-44533-1
Online ISBN: 978-3-030-44534-8
eBook Packages: Computer ScienceComputer Science (R0)