Abstract
Recently the emerging RISC-V instruction set architecture (ISA) has been widely adopted by both academia and industry. Meanwhile, various artificial intelligence (AI) applications have been extensively deployed in cloud, edge, mobile and IoT devices due to latest breakthroughs in deep learning algorithms and techniques. Therefore, there is an increasing need for enabling deep learning inference on RISC-V. However, at present mainstream machine learning frameworks have not been ported to RISC-V, which poses challenges to deep learning application developers. In this paper, we explore approaches to enabling deep learning inference on RISC-V. Experimental results show that in our work, there is a great gap between the performance of deep learning inference on RISC-V and that on x86; thus compared with direct compilation on RISC-V, cross-compilation on x86 is a better option to significantly improve development efficiency.
Keywords
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
RISC-V. https://riscv.org
TensorFlow. https://www.tensorflow.org
Davidson, S., et al.: The celerity open-source 511-Core RISC-V tiered accelerator fabric: fast architectures and design methodologies for fast Chips. In: IEEE Micro, vol. 38, no. 2, pp. 30–41, March/April (2018)
Flamand, E., et al.: GAP-8: A RISC-V SoC for AI at the edge of the IoT. In: 2018 IEEE 29th International Conference on Application-specific Systems, Architectures and Processors (ASAP), Milan, pp. 1–4 (2018)
Louis, M.S., et al.: Towards deep learning using tensorflow lite on RISC-V. In: Third Workshop on Computer Architecture Research with RISC-V (CARRV) (2019)
He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In: 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), Las Vegas, NV, pp. 770–778 (2016)
Russakovsky, O., et al.: ImageNet large scale visual recognition challenge. Int. J. Comput. Vis. 115(3), 211–252 (2015). https://doi.org/10.1007/s11263-015-0816-y
BenchCouncil International AI System and Algorithm Challenges. http://www.benchcouncil.org/competitions.html
Gao, W., et al.: AIBench: An Industry Standard Internet Service AI Benchmark Suite. Technical report (2019)
Gao, W., et al.: AIBench: towards scalable and comprehensive datacenter AI benchmarking. In: Zheng, C., Zhan, J. (eds.) Bench 2018. LNCS, vol. 11459, pp. 3–9. Springer, Cham (2019). https://doi.org/10.1007/978-3-030-32813-9_1
RISCV-QEMU. https://hub.docker.com/r/crva/riscv-qemu
Acknowledgements
This work is supported by the Strategic Priority Research Program of Chinese Academy of Sciences, under Grant No. XDC02010200.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Kong, Y. (2020). AIRV: Enabling Deep Learning Inference on RISC-V. In: Gao, W., Zhan, J., Fox, G., Lu, X., Stanzione, D. (eds) Benchmarking, Measuring, and Optimizing. Bench 2019. Lecture Notes in Computer Science(), vol 12093. Springer, Cham. https://doi.org/10.1007/978-3-030-49556-5_9
Download citation
DOI: https://doi.org/10.1007/978-3-030-49556-5_9
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-49555-8
Online ISBN: 978-3-030-49556-5
eBook Packages: Computer ScienceComputer Science (R0)