Abstract
As multicore systems are requiring increasing main memory bandwidth and capacity, the processor is no longer the unique dominating energy consumption component, in contrast, main memory is responsible for a large and increasing fraction of the energy consumed by systems. Therefore, improving power efficiency of processor and memory has received a lot of attention. However, most existing solutions concentrate on processor or memory separately and cannot combine well to simultaneously improve both. This paper presents a solution to improve both processor and memory power efficiency simultaneously through coordinating task and memory management (CTMM). The main idea is to adopt the concept of group which contains thread group and memory rank group. According group management, simultaneously scale CPU frequency and control memory power mode to reduce both CPU and memory power. Experimental results demonstrate our CTMM is more power efficient than some state-of-the-art solutions both in CPU and memory while improving system performance.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
Barroso, L.A., Hölzle, U.: The Datacenter as a Computer: An Introduction to the Design of Warehouse-Scale Machines. Synthesis Lectures on Computer Architecture (January 2009)
Lim, K., Chang, J., Mudge, T., Ranganathan, P., Reinhardt, S.K., Wenisch, T.F.: Disaggregated Memory for Expansion and Sharing in Blade Servers. In: ISCA 2009: International Symposium on Computer Architecture (2009)
Deng, Q., Meisner, D., Ramos, L., Wenisch, T.F., Bianchini, R.: MemScale: Active Low-Power Modes for Main Memory. In: ASPLOS (2011)
David, H., Fallin, C., Gorbatov, E., Hanebutte, U.R., Mutlu, O.: Memory Power Management via Dynamic Voltage/Frequency Scaling. In: ICAC (2011)
Ware, M., Rajamani, K., Floyd, M., Brock, B., Rubio, J., Rawson, F., Carter, J.: Architecting for Power Management: The IBM POWER7 Approach. In: HPCA (2010)
Lefurgy, C., Rajamani, K., Rawson, F., Felter, W., Kistler, M., Keller, T.W.: Energy Management for Commercial Servers. IEEE Computer 36(12) (December 2003)
Deng, Q., Meisner, D., Bhattacharjee, A., Wenisch, T.F.: CoScale: Coordinating CPU and Memory System DVFS in Server Systems. In: MICRO (2012)
Mutlu, O., Moscibroda, T.: Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM system. In: ISCA-35 (2008)
Lin, C.–H., Yang, C.–L., King, K.–J.: PPT: Joint performance/power/thermal management of dram memory for multi-core systems. In: ISLPED, pp. 93–98 (2009)
Cho, S., Jin, L.: Managing Distributed, shared L2 Caches through OS-Level page Allocation. In: MICRO-39 (2006)
Meisner, D., Gold, B.T., Wenisch, T.F.: PowerNap: Eliminating Server Idle Power. In: ASPLOS (2009)
Jia, G., Li, X., Wang, C., Zhou, X., Zhu, Z.: Frequency Affinity: Analyzing and Maximizing Power Efficiency in Multi-core System. In: IEEE 20th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems, MASCOTS (2012)
Jia, G., Li, X., Wang, C., Zhou, X., Zhu, Z.: Memory Affinity: Balancing Performance, Power, Thermal and Fairness for Multi-core Systems. In: IEEE Conference on Cluster Computing, Beijing, China (2012)
Li, X., Jia, G., Chen, Y., Zhu, Z., Zhou, X.: Share Memory Aware Scheduler: Balancing Performance and Fairness. In: ACM/IEEE The 22th Great Lakes Symposium on VLSI, GLSVLSI (2012)
Liu, L., Cui, Z., Xing, M., Bao, Y., Chen, M., Wu, C.: A Software Memory Partition Approach for Eliminating Bank-level Interference in Multicore Systems. In: PACT (2012)
Patel, A., et al.: MARSSx86: a full system simulator for x86 CPUs. In: DAC (2011)
Brooks, D., et al.: Wattch: a framework for architectural-level power analysis and optimizations. In: ISCA (2000)
Micron. Calculating Memory System Power for DDR3 (July 2007)
Kopytov, A.: SysBench: a system performance benchmark (2004), http://sysbench.sourceforge.net/index.html
Chen, M., Wang, X., Li, X.: Coordinating Processor and Main Memory for Efficient Server Power Control. In: ICS 2011 (2011)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer International Publishing Switzerland
About this paper
Cite this paper
Jia, G., Li, X., Wan, J., Wang, C., Dai, D., Jiang, C. (2013). Coordinate Task and Memory Management for Improving Power Efficiency. In: Kołodziej, J., Di Martino, B., Talia, D., Xiong, K. (eds) Algorithms and Architectures for Parallel Processing. ICA3PP 2013. Lecture Notes in Computer Science, vol 8285. Springer, Cham. https://doi.org/10.1007/978-3-319-03859-9_23
Download citation
DOI: https://doi.org/10.1007/978-3-319-03859-9_23
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-03858-2
Online ISBN: 978-3-319-03859-9
eBook Packages: Computer ScienceComputer Science (R0)