Abstract
Running multiple application programs on a multicore processor can maximize processor resources utilization. However, contention to the shared resources may result in interference among co-running programs, and make the program performance unstable and unpredictable. In order to optimize the performance of co-running programs and ensure the QoS of latency-sensitive applications, we propose an interference-aware scheduling strategy IA for systems based on multicore processors. Our work begins with analysis of the behavior of a set of benchmark programs, after that we train a simple program classifier. We use this classifier to classify the benchmark programs into three categories according to their interference with each other. The interference-aware scheduler tries to schedule the programs with less interference to the same multicore processor. Experiments results show that our method improves system performance while maintaining reasonable resource utilization. It outperforms the previously published scheduling strategy in guaranteeing the QoS of latency-sensitive applications.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Zhuravlev, S., Blagodurov, S., Fedorova, A.: Addressing shared resource contention in multicore processors via scheduling. In: Architectural Support for Programming Languages and Operating Systems (ASPLOS 2010), pp. 129–141 (March 2010)
Moreto, M., Cazorla, F., Ramirez, A., Sakellariou, R., Valero, M.: Flexdcp: a qos framework for CMP architectures. SIGOPS Operating Systems Review 43(2) (April 2009)
Mars, J., Tang, L., Hundt, R., Skadron, K., Soffa, M.L.: Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations. In: Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 3-7 (2011)
Tang, L., Mars, J., Vachharajani, N., Hundt, R., Soffa, M.L.: The impact of memory subsystem resource sharing on data center applications. In: ISCA 2011, pp. 283–294. ACM Press, New York (2011)
Nathuji, R., Kansal, A., Ghaffarkhah, A.: Q-clouds: managing performance interference effects for qos-aware clouds. In: Proceedings of the 5th European Conference on Computer Systems, EuroSys 2010 (2010)
Govindan, S., Liu, J., Kansal, A., Sivasubramaniam, A.: Cuanta: quantifying effects of shared on-chip resource interference for consolidated virtual machines. In: Proceedings of the 2nd ACM Symposium on Cloud Computing, SOCC (2011)
Dwyer, T., Fedorova, A.: A Practical Method for Estimating Performance Degradation on Multicore Processors, and its Application to HPC Workloads, SC12
Dey, T., Wang, W., Davidson, J., Soffa, M.L.: Characterizing multi-threaded applications based on shared-resource contention. In: ISPASS (2011)
Pusukuri, K.K., Vengerov, D., Fedorova, A., Kalogeraki, V.: FACT: a Framework for Adaptive Contention-aware Thread Migrations. In: Computing Frontiers (2011)
Paolieri, M., Qui Andones, E., Cazorla, F., Davis, R., Valero, M.: Ia3: An interference aware allocation algorithm for multicore hard real-time systems. In: 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 280–290 (April 2011)
Tang, L., Mars, J., Soffa, M.L.: Compiling for niceness: Mitigating contention for QoS in warehouse scale computers. In: Proceedings of the 10th Annual IEEE/ACM International Symposium on Code Generation and Optimization. ACM, New York (2012)
Saez, J.C., Shelepov, D., Fedorova, A., Prieto, M.: Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems. Journal of Parallel and Distributed Computing 71(1), 114–131 (2011)
Xie, Y., Loh, G.: Dynamic Classification of Program Memory Behaviors in CMPs. In: Proc. of CMP-MSI, Held in Conjunction with ISCA-35 (2008)
Chiang, R.C., Huang, H.H.: TRACON: Interference-Aware scheduling for data-intensive applications in virtualized environments. In: Proc. of the Int’l Conf. for High Performance Computing, Networking, Storage and Analysis (2011)
Xu, C., Chen, X., Dick, R., Mao, Z.: Cache contention and application performance prediction for multi-core systems. In: ISPASS 2010 (March 2010)
Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting inter-thread cache contention on a chip multi-processor architecture. In: HPCA 2005, Washington, DC, USA, pp. 340–351 (2005)
Azimi, R., Tam, D.K., Soares, L., Stumm, M.: Enhancing operating system support for multicore processors by using hardware performance monitoring. SIGOPS Oper. Syst. Rev. 43(2), 56–65 (2009)
Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches. In: MICRO 39: Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 423–432 (2006)
Kim, Y., Papamichael, M., Mutlu, O., Harchol-Balter, M.: Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior. In: Proceedings of MICRO (2010)
Liu, F., Jiang, X., Solihin, Y.: Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In: HPCA 2010, pp. 1–12 (2010)
Zhang, X., Dwarkadas, S., Shen, K.: Towards practical page coloring-based multicore cache management. In: Proceedings of the 4th ACM European Conference on Computer Systems (EuroSys 2009), pp. 89–102 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer International Publishing Switzerland
About this paper
Cite this paper
Wang, L., Wang, R., Fu, C., Luan, Z., Qian, D. (2013). Interference-Aware Program Scheduling for Multicore Processors. In: Kołodziej, J., Di Martino, B., Talia, D., Xiong, K. (eds) Algorithms and Architectures for Parallel Processing. ICA3PP 2013. Lecture Notes in Computer Science, vol 8285. Springer, Cham. https://doi.org/10.1007/978-3-319-03859-9_38
Download citation
DOI: https://doi.org/10.1007/978-3-319-03859-9_38
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-03858-2
Online ISBN: 978-3-319-03859-9
eBook Packages: Computer ScienceComputer Science (R0)