Abstract
This work discusses the key opportunities introduced by Heterogeneous Computing for large-scale processing in the security and cryptography domain. Addressing the cryptanalysis of SHA-1 as a case-study, the paper analyzes and compares three different approaches based on Heterogeneous Computing, namely a hybrid multi-core platform, a computing facility based on a GPU architecture, and a custom hardware-accelerated platform based on reconfigurable devices. The case-study application provides important insights into the potential of the emerging Heterogeneous Computing trends, enabling unprecedented levels of computing power per used resource.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Paranjape, K., Hebert, S., Masson, B.: Heterogeneous computing in the cloud: Crunching big data and democratizing HPC access for the life sciences. Technical report, Intel White Paper (2012)
Nimbix: HPC in the cloud. Technical report (2013), http://www.nimbix.net/cloud-supercomputing/
Kessler, C., Dastgeer, U., Thibault, S., Namyst, R., Richards, A., Dolinsky, U., Benkner, S., Larsson Träff, J., Pllana, S.: Programmability and performance portability aspects of heterogeneous multi-/manycore systems. In: Proceedings of Design Automation and Test in Europe, DATE (2012)
Alves, A., Rufino, J., Pina, A., Santos, L.P.: clOpenCL - supporting distributed heterogeneous computing in HPC clusters. In: Caragiannis, I., et al. (eds.) Euro-Par Workshops 2012. LNCS, vol. 7640, pp. 112–122. Springer, Heidelberg (2013)
Cilardo, A., Gallo, L., Mazzeo, A., Mazzocca, N.: Efficient and scalable OpenMP-based system-level design. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 988–991 (2013)
Cilardo, A., Gallo, L., Mazzocca, N.: Design space exploration for high-level synthesis of multi-threaded applications. Journal of Systems Architecture (2013)
Cilardo, A., Fusella, E., Gallo, L., Mazzeo, A.: Automated synthesis of FPGA-based heterogeneous interconnect topologies. In: 2013 International Conference on Field Programmable Logic and Applications, FPL (2013)
Moscato, F., Vittorini, V., Amato, F., Mazzeo, A., Mazzocca, N.: Solution workflows for model-based analysis of complex systems. IEEE Transactions on Automation Science and Engineering 9, 83–95 (2012)
Cilardo, A., Mazzeo, A., Mazzocca, N., Romano, L.: A novel unified architecture for public-key cryptography. In: Proceedings of the Design, Automation and Test in Europe, vol. 3, pp. 52–57 (2005)
Cilardo, A., Mazzeo, A., Romano, L., Saggese, G.: Exploring the design-space for FPGA-based implementation of RSA. Microprocessors and Microsystems 28, 183–191 (2004)
Wang, X., Yin, Y.L., Yu, H.: Finding collisions in the full SHA-1. In: Shoup, V. (ed.) CRYPTO 2005. LNCS, vol. 3621, pp. 17–36. Springer, Heidelberg (2005)
De Cannière, C., Mendel, F., Rechberger, C.: Collisions for 70-step SHA-1: On the full cost of collision search. In: Adams, C., Miri, A., Wiener, M. (eds.) SAC 2007. LNCS, vol. 4876, pp. 56–73. Springer, Heidelberg (2007)
Sotirov, A., Stevens, M., Appelbaum, J., Lenstra, A., Molnar, D., Osvik, D., de Weger, B.: MD5 considered harmful today: Creating a rogue CA certificate. In: 25th Chaos Communications Congress (2008)
NIST: Federal information processing standard, FIPS-180-2. Secure hash standard (2002)
Cilardo, A., Mazzocca, N.: Exploiting vulnerabilities in cryptographic hash functions based on reconfigurable hardware. IEEE Transactions on Information Forensics and Security 8, 810–820 (2013)
Cilardo, A., Esposito, L., Veniero, A., Mazzeo, A., Beltran, V., Ayguadé, E.: A CellBE-based HPC application for the analysis of vulnerabilities in cryptographic hash functions. In: Proceedings of the 12th Conference on High Performance Computing and Communications (HPCC 2010), pp. 450–457. IEEE (2010)
Adinetz, A.V., Grechnikov, E.A.: Building a collision for 75-round reduced SHA-1 using GPU clusters. In: Kaklamanis, C., Papatheodorou, T., Spirakis, P.G. (eds.) Euro-Par 2012. LNCS, vol. 7484, pp. 933–944. Springer, Heidelberg (2012)
Xilinx: Spartan-3A FPGA family data sheet DS529. Technical report, Xilinx (2010), http://www.xilinx.com
Cilardo, A.: The potential of reconfigurable hardware for HPC cryptanalysis of SHA-1. In: Proceedings of Design, Automation, and Test in Europe (DATE), pp. 998–1003 (2011)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer International Publishing Switzerland
About this paper
Cite this paper
Cilardo, A. (2013). Heterogeneous Computing vs. Big Data: The Case of Cryptanalytical Applications. In: Aversa, R., Kołodziej, J., Zhang, J., Amato, F., Fortino, G. (eds) Algorithms and Architectures for Parallel Processing. ICA3PP 2013. Lecture Notes in Computer Science, vol 8286. Springer, Cham. https://doi.org/10.1007/978-3-319-03889-6_20
Download citation
DOI: https://doi.org/10.1007/978-3-319-03889-6_20
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-03888-9
Online ISBN: 978-3-319-03889-6
eBook Packages: Computer ScienceComputer Science (R0)