Skip to main content

Rectilinear Duals Using Monotone Staircase Polygons

  • Conference paper
  • First Online:
Combinatorial Optimization and Applications (COCOA 2014)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 8881))

  • 1440 Accesses

Abstract

A rectilinear dual of a plane graph refers to a partition of a rectangular area into nonoverlapping rectilinear polygonal modules, where each module corresponds to a vertex such that two modules have side-contact iff their corresponding vertices are adjacent. It is known that 8-sided rectilinear polygons are sufficient and necessary to construct rectilinear duals of maximal plane graphs. The result stands even if modules are restricted to T-shape polygons. We show that the optimum polygonal complexity of T-free rectilinear duals is exactly 12. It justifies the intuition that T-shape is more powerful than other 8-sided modules. Our construction of 12-sided T-free rectilinear duals only requires monotone staircase modules. We also consider the issue of area-universality, and show that monotone staircase modules are not sufficient to construct area-universal rectilinear duals in general even when an unbounded polygonal complexity is allowed; however, eight sides are sufficient for Hamiltonian plane graphs. This line of research regarding monotone staircase modules is also motivated by the so-called monotone staircase cuts in VLSI floorplanning. We feel that our results provide a new insight towards a comprehensive understanding of modules in rectilinear duals.

Research supported in part by National Science Council of Taiwan under Grants NSC-100-2221-E-002-132-MY3 and NSC-100-2923-E-002-001-MY3.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Alam, J.M., Biedl, T., Felsner, S., Kaufmann, S.G., Ueckert, T.: Computing cartograms with optimal complexity. Discrete Comput. Geom. 50(3), 784–810 (2013)

    Article  MATH  MathSciNet  Google Scholar 

  2. Alam, J.M., Biedl, T., Felsner, S., Gerasch, A., Kaufmann, M., Kobourov, S.G.: Linear-time algorithms for hole-free rectilinear proportional contact graph representations. Algorithmica 67(1), 3–22 (2013)

    Article  MATH  MathSciNet  Google Scholar 

  3. Biedl, T., Ruiz Velázquez, L.E.: Orthogonal cartograms with few corners per face. In: Dehne, F., Iacono, J., Sack, J.-R. (eds.) WADS 2011. LNCS, vol. 6844, pp. 98–109. Springer, Heidelberg (2011)

    Chapter  Google Scholar 

  4. Eppstein, D., Mumford, E., Speckmann, B., Verbeek, K.: Area-universal rectangular layouts. SIAM J. Comput. 41(3), 537–564 (2012)

    Article  MATH  MathSciNet  Google Scholar 

  5. He, B.D.: A simple optimal binary representation of mosaic floorplans and Baxter permutations. Theor. Comput. Sci. 532(1), 40–50 (2014)

    Article  MATH  Google Scholar 

  6. Kant, G., He, X.: Regular edge labeling of 4-connected plane graphs and its applications in graph drawing problems. Theor. Comput. Sci. 172(1–2), 175–193 (1997)

    Article  MATH  MathSciNet  Google Scholar 

  7. Kar, B., Sur-Kolay, S., Rangarajan, S.H., Mandal, C.R.: A faster hierarchical balanced bipartitioner for VLSI floorplans using monotone staircase cuts. In: Rahaman, H., Chattopadhyay, S., Chattopadhyay, S. (eds.) VDAT 2012. LNCS, vol. 7373, pp. 327–336. Springer, Heidelberg (2012)

    Chapter  Google Scholar 

  8. Kawaguchi, A., Nagamochi, H.: Drawing slicing graphs with face areas. Theor. Comput. Sci. 410(11), 1061–1072 (2009)

    Article  MATH  MathSciNet  Google Scholar 

  9. Kozminski, K., Kinnen, E.: Rectangular dual of planar graphs. Networks 15, 145–157 (1985)

    Article  MATH  MathSciNet  Google Scholar 

  10. Liao, C., Lu, H., Yen, H.: Compact floor-planning via orderly spanning trees. J. Algorithms 48(2), 441–451 (2003)

    Article  MATH  MathSciNet  Google Scholar 

  11. Majumder, S., Sur-Kolay, S., Bhattacharya, B., Das, S.: Hierarchical partitioning of VLSI floorplans by staircases. ACM Trans. Des. Automat. Elect. Syst. 12(1), 141–159 (2007)

    Google Scholar 

  12. Ueckerdt, T.: Geometric Representations of Graphs with Low Polygonal Complexity. Ph.D. thesis, Technische Universitat Berlin (2011)

    Google Scholar 

  13. Yeap, K., Sarrafzadeh, M.: Floor-planning by graph dualization: 2-concave rectilinear modules. SIAM J. Comput. 22, 500–526 (1993)

    Article  MATH  MathSciNet  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Hsu-Chun Yen .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer International Publishing Switzerland

About this paper

Cite this paper

Chang, YJ., Yen, HC. (2014). Rectilinear Duals Using Monotone Staircase Polygons. In: Zhang, Z., Wu, L., Xu, W., Du, DZ. (eds) Combinatorial Optimization and Applications. COCOA 2014. Lecture Notes in Computer Science(), vol 8881. Springer, Cham. https://doi.org/10.1007/978-3-319-12691-3_8

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-12691-3_8

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-12690-6

  • Online ISBN: 978-3-319-12691-3

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics