Skip to main content
SpringerLink
Log in

COSSIM : A Novel, Comprehensible, Ultra-Fast, Security-Aware CPS Simulator

  • Conference paper
  • First Online:
Applied Reconfigurable Computing (ARC 2015)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 9040))

Included in the following conference series:

  • 4031 Accesses

Abstract

This paper present a recently started multi-national project which will provide an innovative comprehensible, ultra-Fast, security-Aware CPS Simulator (called COSSIM) that will seamlessly simulate both the networking and the processing parts of the Cyber Physical Systems (CPS) significantly faster and more accurate than any existing solution. In order to achieve that COSSIM will develop a novel simulator framework based on a processing simulation sub-system (i.e. a “full-system simulator”) which will be integrated with a novel network simulator. Furthermore, innovative power consumption and security measurement models will be developed and incorporated to the end framework. On top of that, COSSIM will also address another critical aspect of an accurate CPS simulation environment: the performance as measured in required simulation time. COSSIM will create a framework that is orders of magnitude faster, while also being more accurate and reporting more CPS aspects, than existing solutions, by applying hardware acceleration through the use of field programmable gate arrays (FPGAs), which have been proven extremely efficient in relevant tasks. This paper presents the high-level architecture of the end-system as well the most innovative aspects of it that will allow it to be the fastest and most accurate such simulator, while it does not cover the security aspects of this novel system.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Foundations for Innovation in Cyber-Physical Systems, NIST (January 2013)

    Google Scholar 

  2. Abuarqoub, A., et al.: Simulation issues in wireless sensor networks: A survey. In: SENSORCOMM 2012, The Sixth International Conference on Sensor Technologies and Applications (2012)

    Google Scholar 

  3. Shnayder, V., Hempstead, M., Rong Chen, B., Werner-Allen, G., Welsh, M.: Simulating the power consumption of large-scale sensor network applications. In: Proceedings of the Second ACM Conference on Embedded Networked Systems (SenSys) (November 2004)

    Google Scholar 

  4. Chen, F., Dietrich, I., German, R., Dressler, F.: An Energy Model for Simulation Studies of Wireless Sensor Networks using OMNeT++. Praxis der Informationsverarbeitung und Kommunikation (PIK) 32(2), 133–138 (2009)

    Google Scholar 

  5. Glaser, J., Weber, D., Madani, S.A., Mahlknecht, S.: Power aware simulation framework for wireless sensor networks and nodes. EURASIP J. Embedded Syst. 2008, Article 3 (January 2008)

    Google Scholar 

  6. Using Mannasim Framework (March 2014). http://www.mannasim.dcc.ufmg.br

  7. Sobeih, A., et al.: J-sim: A simulation environment for wireless sensor networks. In: Proceedings of the 38th annual Symposium on Simulation. IEEE Computer Society (2005)

    Google Scholar 

  8. Heirman, W., Sarkar, S., Carlson, T.E., Hur, I., Eeckhout, L.: Power-aware multi-core simulation for early design stage hardware/software co-optimization. Proceedings of the 21st international conference on Parallel architectures and compilation techniques (PACT ‘12), pp. 3–12. ACM, New York, NY, USA (2012)

    Google Scholar 

  9. Chung, E.S., Papamichael, M.K., Nurvitadhi, E., Hoe, J.C., Mai, K., Falsafi, B.: ProtoFlex: Towards Scalable, Full-System Multiprocessor Simulations Using FPGAs. ACM Trans. Reconfigurable Technol. Syst. 2(2), 1–32 (2009)

    Article  Google Scholar 

  10. Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J.: Quick performance models quickly: Closely-coupled partitioned simulation on FPGAs. In: ISPASS ’08: Proceedings of the International Symposium on Performance Analysis of Systems and software

    Google Scholar 

  11. Chiou, D., Sunwoo, D., Kim, J., Patil, N.A., Reinhart, W., Johnson, D.E., Keefe, J., Angepat, H.: FPGA-Accelerated simulation technologies (fast): Fast, full-system, cycle-accurate simulators. In: MICRO ’07: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture. Washington, DC, USA

    Google Scholar 

  12. Khan, A., Vijayaraghavan, M., Boyd-Wickizer, S., Arvind: Fast and cycle-accurate modeling of a multicore processor. In: Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS 2012) (2012)

    Google Scholar 

  13. Bachmann, C., Genser, A., Steger, C., Weiß, R., Haid, J.: Accelerating Embedded Software Power Profiling Using Run-Time Power Emulation. In: Monteiro, J., van Leuken, R. (eds.) PATMOS 2009. LNCS, vol. 5953, pp. 186–195. Springer, Heidelberg (2010)

    Google Scholar 

  14. Park, Y.-H., et al.: A multi-granularity power modeling methodology for embedded processors. In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19.4 pp. 668–681 (2011)

    Google Scholar 

  15. Sunwoo, D., et al.: PrEsto: An FPGA-accelerated power estimation methodology for complex systems. In: 2010 International Conference on Field Programmable Logic and Applications (FPL), IEEE (2010)

    Google Scholar 

  16. Tsao, S.-L., et al.: Hardware-assisted energy consumption evaluation tool for multi-core embedded systems. In: 2nd International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems (WATERS 2011)

    Google Scholar 

  17. Krieg, A., et al.: POWER-MODES: POWer-EmulatoR-and MOdel-Based DEpendability and security evaluations. In: ACM Transactions on Reconfigurable Technology and Systems (TRETS) 5.4(19) (2012)

    Google Scholar 

  18. Nasreddine, N., Boizard, J.L.; Escriba, C., Fourniols, J.-Y.: Wireless sensors networks emulator implemented on a FPGA. In: 2010 International Conference on Field-Programmable Technology (FPT), vol., no., pp. 279–282. December 8-10, 2010

    Google Scholar 

  19. Quadri, Uzma, Rangaree, P., Asutkar, G.M.: FPGA implementation of an emulator for Wireless Sensor Node with Pt100 temperature sensor. ENCON 2013-2013 IEEE Region 10 Conference (31194). IEEE (2013)

    Google Scholar 

  20. Lin, H., et al.: GECO: Global Event-Driven Co-Simulation Framework for Interconnected Power System and Communication Network. IEEE Transactions on Smart Grid 3(3), 1444–1456 (2012)

    Article  Google Scholar 

  21. Tan, Z., Krste A., David, P.: Datacenter-Scale Network Research on FPGAs. In: Proc. Workshop on Exascale Evaluation and Research Techniques (2011)

    Google Scholar 

  22. Coburn, J., Ravi, S., Raghunathan, A.: Power emulation: a new paradigm for power estimation. DAC, pp. 700–705 (2005)

    Google Scholar 

  23. Atienza, D., Valle, P.D., Paci, G., Poletti, F.: A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on- chip. DAC January 2006

    Google Scholar 

  24. Bhattacharjee, A., Contreras, G., Martonosi, M.: Full-system chip multiprocessor power evaluations using FPGA-based emulation. In: Proceedings of ISLPED January 2008

    Google Scholar 

  25. Ghodrat, M., Lahiri, K., Raghunathan, A.: Accelerating System-on-Chip power analysis using hybrid power estimation. DAC, 883–886 (2007)

    Google Scholar 

  26. Chen, Z., Roy, K., Chou, T.: Power sensitivity-a new method to estimate power dissipation considering uncertain specifications of primary inputs. ICCAD (1997)

    Google Scholar 

  27. Wu, Q., Qiu, Q., Pedram, M., Ding, C.-S.: Cycle-accurate macromodels for RT-level power analysis. IEEE Transactions on VLSI Systems 6(4), 520–528 (1998)

    Article  Google Scholar 

  28. Gupta, S., Najm, F.: Power modeling for high-level power estimation. IEEE Transactions on VLSI Systems 8(1), 18–29 (2000)

    Article  Google Scholar 

  29. Bogliolo, A., Benini, L., Micheli, G.D.: Regression based RTL power modeling. ACM Trans. on Design Automation of Electronic Systems 5(3), 337–372 (2000)

    Article  Google Scholar 

  30. Sunwoo, D., Wu, G.Y., Patil, N.A., Chiou, D.: PrEsto: An fpga-accelerated power estimation methodology for complex systems. In: 2010 International Conference on Field Programmable Logic and Applications (FPL)

    Google Scholar 

  31. Bansal, N., Lahiri, K., Raghunathan, A.: Automatic power modeling of infrastructure IP for system-on-chip power analysis. In: Proceedings of VLSI Design, pp. 513–520 (2007)

    Google Scholar 

  32. Heirman, W., Sarkar, S., Carlson, T.E., Hur, I., Eeckhout, L.: Power-aware multi-core simulation for early design stage hardware/software co-optimization. Proceedings of the 21st international conference on Parallel architectures and compilation techniques (PACT ‘12), pp. 3–12. ACM, New York, NY, USA (2012)

    Google Scholar 

  33. Eisley, N., Peh, L.-S.: High-level power analysis for on-chip networks. In: Proc. CASES, pp. 104–115 (2004)

    Google Scholar 

  34. Wu, Q., Qiu, Q., Pedram, M., Ding, C.-S.: Cycle-accurate macromodels for RT-level power analysis. IEEE Transactions on VLSI Systems 6(4), 520–528 (1998)

    Article  Google Scholar 

  35. Sunwoo, D., Wu, G.Y., Patil, N.A., Chiou, D.: PrEsto: An FPGA-accelerated power estimation methodology for complex systems. In: 2010 International Conference on Field Programmable Logic and Applications (FPL)

    Google Scholar 

  36. Macii, E., Pedram, M., Somenzi, F.: High-level power modeling, estimation, and optimization. In: Proc. Design Automation Conf., pp. 504–511 June 1997

    Google Scholar 

  37. Lajolo, M., Raghunathan, A., Dey, S., Lavagno, L.: Co-Simulation Based Power Estimation for System-on-Chip Design. IEEE Trans. VLSI Systems 10, 253–266 (2002)

    Article  Google Scholar 

  38. Li, Y., Henkel, J.: A Framework for estimating and minimizing the energy dissipation of HW/SW embedded systems. In: Proc. Design Automation Conf., pp. 188– 193 June 1998

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Embedded Systems Group, Synelixis Solutions Ltd, 34100, Chalkida, Greece

    Ioannis Papaefstathiou

  2. ECE Department Technical, University of Crete, 73100, Chania, Greece

    Gregory Chrysos

  3. Electrical Engineering Dept, TEI of Sterea Ellada, 34400, Psahna, Greece

    Lambros Sarakis

Authors
  1. Ioannis Papaefstathiou
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Gregory Chrysos
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Lambros Sarakis
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Ioannis Papaefstathiou .

Editor information

Editors and Affiliations

  1. Tohoku University, Sendai, Japan

    Kentaro Sano

  2. National Technical University of Athens, Athens, Greece

    Dimitrios Soudris

  3. Ruhr-Universität Bochum, Bochum, Germany

    Michael Hübner

  4. University of Southern California, Marina del Rey, California, USA

    Pedro C. Diniz

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this paper

Cite this paper

Papaefstathiou, I., Chrysos, G., Sarakis, L. (2015). COSSIM : A Novel, Comprehensible, Ultra-Fast, Security-Aware CPS Simulator. In: Sano, K., Soudris, D., Hübner, M., Diniz, P. (eds) Applied Reconfigurable Computing. ARC 2015. Lecture Notes in Computer Science(), vol 9040. Springer, Cham. https://doi.org/10.1007/978-3-319-16214-0_50

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-16214-0_50

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-16213-3

  • Online ISBN: 978-3-319-16214-0

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation