Skip to main content
SpringerLink
Log in

SIMD Implementation of a Multiplicative Schwarz Smoother for a Multigrid Poisson Solver on an Intel Xeon Phi Coprocessor

  • Conference paper
  • First Online:
High Performance Computing for Computational Science -- VECPAR 2014 (VECPAR 2014)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 8969))

Abstract

In this paper, we discuss an efficient implementation of the three-dimensional multigrid Poisson solver on a many-core coprocessor, Intel Xeon Phi. We have used the modified block red-black (mBRB) Gauss-Seidel (GS) smoother to achieve sufficient degree of parallelism and high cache hit ratio. We have vectorized (SIMDized) the GS steps in the smoother by introducing a partially SIMDizing technique based on loop splitting. Our numerical tests demonstrate that our implementation performs 35.5 % better than the conventional mBRB-GS smoother implementation on Xeon Phi.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Allen, R., Kennedy, K.: Automatic translation of fortran programs to vector form. ACM Trans. Program. Lang. Syst. 9(4), 491–542 (1987)

    Article  MATH  Google Scholar 

  2. Briggs, W., Henson, V., McCormick, S.: A Multigrid Tutorial, 2nd edn. SIAM, Philadelphia, PA (2000)

    Book  MATH  Google Scholar 

  3. Dokulil, J., et al.: High-level support for hybrid parallel execution of c++ applications targeting intel\(\textregistered \) xeon phi coprocessors. Procedia Comput. Sci. 18, 2508–2511 (2013)

    Google Scholar 

  4. Heinecke, A., et al.: Design and implementation of the linpack benchmark for single and multi-node systems based on intel\(\textregistered \) xeon phi coprocessor. In: Parallel and Distributed Processing, pp. 126–137. IEEE (2013)

    Google Scholar 

  5. Iwashita, T., Shimasaki, M.: Block red-black ordering: a new ordering strategy for parallelization of ICCG method. Int. J. Parallel Prog. 31, 55–75 (2003)

    Article  MATH  Google Scholar 

  6. Kawai, M., Iwashita, T., Nakashima, H., Marques, O.: Parallel smoother based on block red-black ordering for multigrid poisson solver. In: Daydé, M., Marques, O., Nakajima, K. (eds.) VECPAR. LNCS, vol. 7851, pp. 292–299. Springer, Heidelberg (2013)

    Chapter  Google Scholar 

  7. Reinders, J.: An overview of programming for intel\(\textregistered \) xeon processors and intel\(\textregistered \) xeon phi coprocessors (2012)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Graduate School of Informatics, Kyoto University, Kyoto, Japan

    Masatoshi Kawai

  2. JSPS Research Fellow, Tokyo, Japan

    Masatoshi Kawai

  3. ACCMS Kyoto University, Kyoto, Japan

    Takeshi Iwashita & Hiroshi Nakashima

  4. JST CREST, Sendai, Japan

    Takeshi Iwashita

Authors
  1. Masatoshi Kawai
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Takeshi Iwashita
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Hiroshi Nakashima
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Masatoshi Kawai .

Editor information

Editors and Affiliations

  1. IRIT, ENSEEIHT, Toulouse Cedex, France

    Michel Daydé

  2. Lawrence Berkeley National Laboratory, Berkeley, California, USA

    Osni Marques

  3. Information Technology Center, The University of Tokyo, Tokyo, Japan

    Kengo Nakajima

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer International Publishing Switzerland

About this paper

Cite this paper

Kawai, M., Iwashita, T., Nakashima, H. (2015). SIMD Implementation of a Multiplicative Schwarz Smoother for a Multigrid Poisson Solver on an Intel Xeon Phi Coprocessor. In: Daydé, M., Marques, O., Nakajima, K. (eds) High Performance Computing for Computational Science -- VECPAR 2014. VECPAR 2014. Lecture Notes in Computer Science(), vol 8969. Springer, Cham. https://doi.org/10.1007/978-3-319-17353-5_5

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-17353-5_5

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-17352-8

  • Online ISBN: 978-3-319-17353-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics

Search

Navigation