Abstract
This paper presents a efficient digit-serial GF(\( 2^{m} \)) multiplier. The proposed architecture using digit-serial of concept to combine the principle of Karatsuba multiplier which can reduce circuit space complexity, also it is suitable for Elliptic Curve Cryptography (ECC) technology. We knows that the password system’s operation core is a multiplier, however that password system’s multiplier is very big, so it is necessary for reduce the area and time’s complexity. This paper is implement three smaller multiplier and digit-serial in FPGA to reduce time and area complexity. This method uses \( \frac{3dm}{2} \) AND gate, 6 m + n+ \( \frac{3dm}{2} + \frac{m}{2} \) +d-7 XORs and 3 m-3 registers. The paper using Altera FPGA Quartus II to simulate four different multipliers, 36 × 36, 84 × 84, 126 × 126 and 204 × 204, and implemented on Cyclone II EP2C70F896C8 experimental platform. The experimental results show that the proposed multipliers have lower time complexity than the existing digit-serial structures. The proposed architecture can reduce the time × space complexity decreasing when the bit-size of multiplier is increasing.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Miller, V.S.: Use of Elliptic Curves in Cryptography. In: Williams, H.C. (ed.) CRYPTO 1985. LNCS, vol. 218, pp. 417–426. Springer, Heidelberg (1986)
Koblitz, N.: Elliptic curve cryptosystems. Mathematics of Computation 48(177), 203–209 (1987)
Lee, C.- Y., Chiou, C.W.: Scalable gaussian normal basis multipliers over GF(2m) using hankel matrix-Vector representation. J. Signal Processing Systems 69(2), 197–211 (2012)
Fan, H., Hasan, M.A.: A new approach to subquadratic space complexity parallel multipliers for extended binary fields. IEEE Trans. Computers 56(2), 224–233 (2007)
Meher, P.K.: Systolic and non-systolic scalable modular designs of finite field multipliers for reed-solomon codec. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(6), 747–757 (2009)
Xie, J., Meher, P.K., He, J.: Low-complexity multiplier for GF(2m) based on all-one polynomials. IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 99, 1–5 (2012)
Selimis, G.N., Fournaris, A.P., Michail, H.E., Koufopavlou, O.: Improved throughput bit-serial multiplier for GF(2m) fields. Integration, the VLSI Journal 42, 217–226 (2009)
Kumar, S., Wollinger, T., Paar, C.: Optimum digit serial GF(2m) multipliers for curve-based cryptography. IEEE Trans. Computers 55(10), 1306–1311 (2006)
Hariri, A., Reyhani-Masoleh, A.: Digit-Serial Structures for the Shifted Polynomial Basis Multiplication over Binary Extension Fields. In: von zur Gathen, J., Imaña, J.L., Koç, Ç.K. (eds.) WAIFI 2008. LNCS, vol. 5130, pp. 103–116. Springer, Heidelberg (2008)
Talapatra, S., Rahaman, H., Mathew, J.: Low complexity digit serial systolic Montgomery multipliers for special class of GF(2m). IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(5), 487–852 (2010)
Karatsuba, A., Ofman, Yu.: Multiplication of multi-digit numbers on automata. Soviet Physics Doklady 7, 595–596 (1963)
Grabbe, C., Bednara, M., Teich, J., von zur Gathen, J., Shokrollahi, J.: FPGA designs of parallel high performance GF(2m) multipliers. In: Proc. Int. Symp. Circuits Syst. (ISCAS), pp. 268–271 (May. 2003)
Ge, Z., Shou, G., Hu, Y., Guo, Z.: Design of Low Complexity GF(2m) multiplier based on karatsuba algorithm. In: IEEE 13th international Conference on Communication Technology(ICCT), pp. 1018–1022 (September 2011)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Yuan, SM., Lee, CY., Fan, CC. (2016). Efficient Digit-Serial Multiplier Employing Karatsuba Algorithm. In: Zin, T., Lin, JW., Pan, JS., Tin, P., Yokota, M. (eds) Genetic and Evolutionary Computing. GEC 2015. Advances in Intelligent Systems and Computing, vol 388. Springer, Cham. https://doi.org/10.1007/978-3-319-23207-2_22
Download citation
DOI: https://doi.org/10.1007/978-3-319-23207-2_22
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-23206-5
Online ISBN: 978-3-319-23207-2
eBook Packages: EngineeringEngineering (R0)