Skip to main content

Low Cost Dynamic Scrubbing for Real-Time Systems

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 9625))

Abstract

Field-programmable gate arrays (FPGAs) offer several desirable characteristics, such as high speed and flexibility. These characteristics come at a cost, however, as high performance FPGAs use SRAM-based configuration memories that are susceptible to Single Event Upsets (SEUs). The conventional approach is to use some form of redundancy with a periodic scrubbing of the configuration memory, thus removing accumulated SEUs. In this paper we propose a novel approach to scrubbing FPGAs in real-time systems, by using diagnostic information based only on the primary outputs of the circuits, in the form of a coarse-grained DMR, and a specialized scrubbing mechanism to avoid missing real-time deadlines.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Lesea, A., Drimer, S., Fabula, J.J., Carmichael, C., Alfke, P.: The rosetta experiment: atmospheric soft error rate testing in differing technology FPGAs. IEEE Trans. Device Mater. Reliab. 5, 317–328 (2005)

    Article  Google Scholar 

  2. Carmichael, C., Caffrey, M., Salazar, A.: Correcting Single-Event Upsets Through Virtex Partial Configuration

    Google Scholar 

  3. Carmichael, C., Tseng, C.W.: Correcting single-event upsets in Virtex-4 FPGA configuration memory

    Google Scholar 

  4. Psarakis, M., Apostolakis, A.: Fault tolerant FPGA processor based on runtime reconfigurable modules. In: Proceedings - 2012 17th IEEE European Test Symposium, ETS 2012 (2012)

    Google Scholar 

  5. Carmichael, C.: Virtex Series Triple Module Redundancy Design Techniques for Virtex FPGAs, 197, 1–37 (2006)

    Google Scholar 

  6. Nazar, G.L., Santos, L.P., Carro, L.: Fine-grained fast field-programmable gate array scrubbing. IEEE Trans. Very Large Scale Integr. Syst. 23, 893–904 (2014)

    Article  Google Scholar 

  7. Reorda, M.S., Sterpone, L., Ullah, A.: An error-detection and self-repairing method for dynamically and partially reconfigurable systems. In: Proceedings - 2013 18th IEEE European Test Symposium, ETS 2013 (2013)

    Google Scholar 

  8. Gokhale, M., Graham, P., Johnson, E., Rollins, N., Wirthlin, M.: Dynamic reconfiguration for management of radiation-induced faults in FPGAs. In: 18th International Parallel Distributed. Processing Symposium 2004, Proceedings (2004)

    Google Scholar 

  9. Bolchini, C., Miele, A., Sandionigi, C.: A novel design methodology for implementing reliability-aware systems on SRAM-based FPGAs. IEEE Trans. Comput. 60, 1744–1758 (2011)

    Article  MathSciNet  Google Scholar 

  10. Sari, A., Psarakis, M., Gizopoulos, D.: Combining checkpointing and scrubbing in FPGA-based real-time systems. In: Proceedings of IEEE VLSI Test Symposium (2013)

    Google Scholar 

  11. Nazar, G.L.: Improving FPGA repair under real-time constraints. Microelectron. Reliab. 55, 1109–1119 (2015)

    Article  Google Scholar 

  12. Nazar, G.L., Carro, L.: Fast single-FPGA fault injection platform. In: 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 152–157 (2012)

    Google Scholar 

  13. Kastensmidt, F.L., Kinzel Filho, C., Carro, L.: Improving reliability of SRAM-based FPGAs by inserting redundant routing. IEEE Trans. Nucl. Sci. 53, 2060–2068 (2006)

    Article  Google Scholar 

  14. Dezso, B., Jüttner, A., Kovács, P.: LEMON - an open source C++ graph template library. Electron. Notes Theor. Comput. Sci. 264, 23–45 (2011)

    Article  Google Scholar 

  15. Minkovich, K.: Kirill Minkovich’s Home Page. http://cadlab.cs.ucla.edu/~kirill/

  16. DeHon, A.: Balancing interconnect and computation in a reconfigurable computing array (or, why you don’t really want 100 % LUT utilization). In: Symposium Field Programmable Gate Arrays, pp. 69–78 (1999)

    Google Scholar 

  17. JEDEC: Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray Induced Soft Error in Semiconductor Devices (2006)

    Google Scholar 

  18. Xilinx Inc.: Device Reliability Report. http://www.xilinx.com/support/documentation/user_guides/ug116.pdf

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Leonardo P. Santos .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this paper

Cite this paper

Santos, L.P., Nazar, G.L., Carro, L. (2016). Low Cost Dynamic Scrubbing for Real-Time Systems. In: Bonato, V., Bouganis, C., Gorgon, M. (eds) Applied Reconfigurable Computing. ARC 2016. Lecture Notes in Computer Science(), vol 9625. Springer, Cham. https://doi.org/10.1007/978-3-319-30481-6_12

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-30481-6_12

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-30480-9

  • Online ISBN: 978-3-319-30481-6

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics