Skip to main content

Making Cold Data Identification Efficient in Non-volatile Memory Systems

  • Conference paper
  • First Online:
  • 1668 Accesses

Part of the book series: Lecture Notes in Computer Science ((LNISA,volume 9932))

Abstract

Non-volatile memory is emerging as a promising candidate for building efficient data-intensive OLTP systems, due to its advantages in high area density and low energy consumption. Systems now are able to store large datasets in main memory. Because OLTP workloads typically exhibit skew access patterns, the system must maintain an eviction order policy to move the cold data to the economical secondary storage. Existing cold data identification schemes generally employ the linear lists to track the least recently used data. However frequently update cost in these schemes is extremely high which is unsuitable to identify cold data from large scale of memory-resident data. We propose an efficient cold data identification scheme named eLRU. eLRU is a trie-based LRU which is able to fast track billions of tuples. We implemented our eLRU proposal and performed a series of experiments across a range of database sizes, workload skews and read/write mixes. Our results show that eLRU has a 2\(\times \)–4\(\times \) performance advantage over the current LRU-based cold data identification schemes.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Notes

  1. 1.

    LRU-WPAM (LRU-With-Prediction-And-Migration).

References

  1. Akinaga, H., Shima, H.: Resistive random access memory (ReRAM) based on metal oxides. Proc. IEEE 98(12), 2237–2251 (2010)

    Article  Google Scholar 

  2. Boncz, P.A., Zukowski, M., Nes, N.J.: MonetDB/X100: hyper-pipelining query execution. CIDR 5, 225–237 (2005)

    Google Scholar 

  3. Burr, G.W., Kurdi, B.N., Scott, J.C., Lam, C.H., Gopalakrishnan, K., Shenoy, R.S.: Overview of candidate device technologies for storage-class memory. IBM J. Res. Dev. 52(4.5), 449–464 (2008)

    Article  Google Scholar 

  4. Chen, K., Jin, P., Yue, L.: A novel page replacement algorithm for the hybrid memory architecture involving PCM and DRAM. In: Hsu, C.-H., Shi, X., Salapura, V. (eds.) NPC 2014. LNCS, vol. 8707, pp. 108–119. Springer, Heidelberg (2014)

    Google Scholar 

  5. Chen, K., Jin, P., Yue, L.: Efficient buffer management for PCM-enhanced hybrid memory architecture. In: Cheng, R., Cui, B., Zhang, Z., Cai, R., Xu, J. (eds.) Web Technologies and Applications. LNCS, vol. 9313, pp. 29–40. Springer, Cham (2015)

    Chapter  Google Scholar 

  6. Chen, S., Gibbons, P.B., Nath, S.: Rethinking database algorithms for phase change memory. In: CIDR. pp. 21–31 (2011)

    Google Scholar 

  7. Cooper, B.F., Silberstein, A., Tam, E., Ramakrishnan, R., Sears, R.: Benchmarking cloud serving systems with YCSB. In: Proceedings of the 1st ACM Symposium on Cloud Computing, pp. 143–154. ACM (2010)

    Google Scholar 

  8. Diaconu, C., Freedman, C., Ismert, E., Larson, P.A., Mittal, P., Stonecipher, R., Verma, N., Zwilling, M.: Hekaton: SQL server’s memory-optimized OLTP engine. In: SIGMOD, pp. 1243–1254. ACM (2013)

    Google Scholar 

  9. Driskill-Smith, A.: Latest advances and future prospects of STT-RAM. In: Non-Volatile Memories Workshop (2010)

    Google Scholar 

  10. Färber, F., Cha, S.K., Primsch, J., Bornhövd, C., Sigg, S., Lehner, W.: SAP HANA database: data management for modern business applications. SIGMOD Rec. 40(4), 45–51 (2012)

    Article  Google Scholar 

  11. Fredkin, E.: Trie memory. Commun. ACM 3(9), 490–499 (1960)

    Article  Google Scholar 

  12. Kallman, R., Kimura, H., Natkins, J., Pavlo, A., Rasin, A., Zdonik, S., Jones, E.P.C., Madden, S., Stonebraker, M., Zhang, Y.: H-store: a high-performance, distributed main memory transaction processing system. VlDB 1(2), 1496–1499 (2008)

    Google Scholar 

  13. Kemper, A., Neumann, T.: Hyper: a hybrid OLTP and OLAP main memory database system based on virtual memory snapshots. In: ICDE, pp. 195–206 (2011)

    Google Scholar 

  14. Lee, D., Choi, J., Kim, J.H., Noh, S.H., Min, S.L., Cho, Y., Kim, C.S.: LRFU: a spectrum of policies that subsumes the least recently used and least frequently used policies. TOC 12, 1352–1361 (2001)

    MathSciNet  Google Scholar 

  15. Lee, S., Bahn, H., Noh, S.H.: Characterizing memory write references for efficient management of hybrid PCM and DRAM memory. In: MASCOTS, pp. 168–175. IEEE (2011)

    Google Scholar 

  16. Mandelman, J.A., Dennard, R.H., Bronner, G.B., DeBrosse, J.K., Divakaruni, R., Li, Y., Radens, C.J.: Challenges and future directions for the scaling of dynamic random-access memory (DRAM). IBM J. Res. Dev. 46(2.3), 187–212 (2002)

    Article  Google Scholar 

  17. Mellor, C.: HP 100 TB memristor drives by 2018 if youre lucky, admits tech titan. The Register (2013)

    Google Scholar 

  18. Memcached. http://memcached.org

  19. Mueller, W., Aichmayr, G., Bergner, W., Erben, E., Hecht, T., Kapteyn, C., Kersch, A., Kudelka, S., Lau, F., Luetzen, J., et al.: Challenges for the DRAM cell scaling to 40 nm. In: IEDM (2005)

    Google Scholar 

  20. Ousterhout, J., Agrawal, P., Erickson, D., Kozyrakis, C., Leverich, J., Mazires, D., Mitra, S., Narayanan, A., Parulkar, G., Rosenblum, M.: The case for RAMClouds: scalable high-performance storage entirely in DRAM. ACM SIGOPS Oper. Syst. Rev. 43(4), 92–105 (2009)

    Article  Google Scholar 

  21. Raoux, S., Burr, G.W., Breitwisch, M.J., Rettner, C.T., Chen, Y.C., Shelby, R.M., Salinga, M., Krebs, D., Chen, S.H., Lung, H.L., et al.: Phase-change random access memory: a scalable technology. IBM J. Res. Dev. 52(4.5), 465–479 (2008)

    Article  Google Scholar 

  22. Robinson, J.T., Devarakonda, M.V.: Data cache management using frequency-based replacement. J. ACM 18, 134–142 (1990)

    Google Scholar 

  23. Seok, H., Park, Y., Park, K.W., Park, K.H.: Efficient page caching algorithm with prediction and migration for a hybrid main memory. ACM SIGAPP Appl. Comput. Rev. 11(4), 38–48 (2011)

    Article  Google Scholar 

  24. Strukov, D.B., Snider, G.S., Stewart, D.R., Williams, R.S.: The missing memristor found. Nature 453(7191), 80–83 (2008)

    Article  Google Scholar 

  25. Oracle TimesTen. http://www.oracle.com

  26. VoltDB. http://www.voltdb.com

Download references

Acknowledgments

This work is supported by the National Natural Science Foundation of China (Grant No. 61232003, 61327902), the Beijing Municipal Science and Technology Commission of China (Grant No. D151100000815003).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Jiwu Shu .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this paper

Cite this paper

Wang, B., Shu, J. (2016). Making Cold Data Identification Efficient in Non-volatile Memory Systems. In: Li, F., Shim, K., Zheng, K., Liu, G. (eds) Web Technologies and Applications. APWeb 2016. Lecture Notes in Computer Science(), vol 9932. Springer, Cham. https://doi.org/10.1007/978-3-319-45817-5_24

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-45817-5_24

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-45816-8

  • Online ISBN: 978-3-319-45817-5

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics