Abstract
The article presents the use of Genetic Algorithm to search for non-linear Autonomous Test Structures (ATS) in Built-In Testing approach. Such structures can include essentially STP and CSTP and their modifications. Nonlinear structures are more difficult to analyze than the widely used structures like independent Test Pattern Generator and the Test Response Compactor realized by Linear Feedback Shift Register. To reduce time-consuming test simulation of sequential circuit it was used an approach based on the stochastic model of pseudo-random testing. The use of stochastic model significantly affects the time effectiveness of the search for evolutionary autonomous structures. In test simulation procedure the block of sequential circuit memory is not disconnected. This approach does not require a special selection of memory registers like BILBOs. A series of studies to test circuits set ISCAS’89 are made. The results of the study are very promising.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
EDCC-2 Companion Workshop on Dependable Computing, Workshop Proceedings. Silesian Technical University, Department of Automatic Control, Electronics and Computer Science, Gliwice, 15 May 1996 (1997). ISBN 83-906582-1-6
Agarwal, V.K., Fung, A.S.: Multiple fault testing of logic circuits by single fault test sets. IEEE Trans. Comput. C–30(11), 855–865 (1981)
Koeter, J.: What’s an LFSR? Texas Instruments (1996)
Gościniak, I.: Extended class of linear feedback shift registers. In: ICSES, International Conference on Signals and Electronic Systems, Poland (2016)
Novak, O., Pliva, Z., Nosek, J., Hławiczka, A., Garbolino, T., Gucwa, K.: Test-per-clock logic BIST with semi-deterministic test patterns and zero-aliasing compactor. J. Electron. Test. Theory Appl. 20, 109–122 (2004)
Chakrabarty, K., Hayes, J.P.: Zero-aliasing space compaction of test responses using multiple parity signatures. IEEE Trans. Very Large Scale Integr. VLSI Syst. 6(2), 309–313 (1998)
Njinda, C., Srinivasan, R., Breuer, A.: On applying circular self-test path (CSTP) technique to circuit. In: IEEE Custom Integrated Circuits Conference (1991)
Hławiczka, A., Badura, D.: Condensed circular self-test path: a low cost circular BIST. In: IEEE European Test Workshop - ETW 1996, France (1996)
Stroud, C., Lee, E., Chen, P., Abramovici, M.: Built-in self-test of logic blocks in FPGAs. In: 14th VLSI Test Symposium (1996)
Stroud, C., Sunwoo, J., Garimella, S., Harris, J.: Built-in self-test for system-on-chip: a case study. In: IEEE ITC International Test Conference (2004)
Chodacki, M., Badura, D.: Autonomous test structures for synchronous sequential circuits. In: 13th International Carpathian Control Conference, Czech Republic (2012)
Corno, F., Prinetto, P., Sonza Reorda, M.: A genetic algorithm for automatic generation of test logic for digital circuits. In: IEEE International Conference on Tools with Artificial Intelligence, Toulouse, France (1996)
Corno, F., Prinetto, P., Rebaudengo, M., Sonza Reorda, M.: A parallel genetic algorithm for automatic generation of test sequences for digital circuits. In: International Conference on High-Performance Computing and Network, Belgium (1996)
Corno, F., Prinetto, P., Sonza Reorda, M., Mosca, R.: Advanced techniques for GA-based sequental ATGs. In: IEEE Design & Test Conference, France (1996)
Corno, F., Patel, H.J., Rudnicki, E.M., Sonza Reorda, M., Vietti, R.: Enhancing topological ATPG with high-level information and symbolic techniques. In: ICCD 1998, International Conference on Circuit Design, USA (1998)
Corno, F., Reorda, M.S., Squillero, G.: Evolving cellular automata for self-testing hardware. In: Miller, J., Thompson, A., Thomson, P., Fogarty, T.C. (eds.) ICES 2000. LNCS, vol. 1801, pp. 31–40. Springer, Heidelberg (2000). doi:10.1007/3-540-46406-9_4
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this paper
Cite this paper
Chodacki, M. (2017). Genetic Algorithm for Self-Test Path and Circular Self-Test Path Design. In: Nguyen, N., Tojo, S., Nguyen, L., Trawiński, B. (eds) Intelligent Information and Database Systems. ACIIDS 2017. Lecture Notes in Computer Science(), vol 10192. Springer, Cham. https://doi.org/10.1007/978-3-319-54430-4_39
Download citation
DOI: https://doi.org/10.1007/978-3-319-54430-4_39
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-54429-8
Online ISBN: 978-3-319-54430-4
eBook Packages: Computer ScienceComputer Science (R0)