Lecture Notes in Computer Science

Commenced Publication in 1973 Founding and Former Series Editors: Gerhard Goos, Juris Hartmanis, and Jan van Leeuwen

Editorial Board

David Hutchison Lancaster University, Lancaster, UK Takeo Kanade Carnegie Mellon University, Pittsburgh, PA, USA Josef Kittler University of Surrey, Guildford, UK Jon M. Kleinberg Cornell University, Ithaca, NY, USA Friedemann Mattern ETH Zurich, Zurich, Switzerland John C. Mitchell Stanford University, Stanford, CA, USA Moni Naor Weizmann Institute of Science, Rehovot, Israel C. Pandu Rangan Indian Institute of Technology, Madras, India Bernhard Steffen TU Dortmund University, Dortmund, Germany Demetri Terzopoulos University of California, Los Angeles, CA, USA Doug Tygar University of California, Berkeley, CA, USA Gerhard Weikum Max Planck Institute for Informatics, Saarbrücken, Germany More information about this series at http://www.springer.com/series/7407

Stephan Wong · Antonio Carlos Beck Koen Bertels · Luigi Carro (Eds.)

Applied Reconfigurable Computing

13th International Symposium, ARC 2017 Delft, The Netherlands, April 3–7, 2017 Proceedings



Editors Stephan Wong Delft University of Technology Delft The Netherlands

Antonio Carlos Beck Federal University of Rio Grande do Sul Porto Alegre Brazil Koen Bertels Delft University of Technology Delft The Netherlands

Luigi Carro Federal University of Rio Grande do Sul Porto Alegre Brazil

 ISSN 0302-9743
 ISSN 1611-3349
 (electronic)

 Lecture Notes in Computer Science
 ISBN 978-3-319-56257-5
 ISBN 978-3-319-56258-2
 (eBook)

 DOI 10.1007/978-3-319-56258-2
 ISBN 978-3-319-56258-2
 ISBN 978-3-319-56258-2
 ISBN 978-3-319-56258-2

Library of Congress Control Number: 2017935847

LNCS Sublibrary: SL1 - Theoretical Computer Science and General Issues

© Springer International Publishing AG 2017

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, express or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Printed on acid-free paper

This Springer imprint is published by Springer Nature The registered company is Springer International Publishing AG The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

Preface

Reconfigurable computing technologies offer the promise of substantial performance gains over traditional architectures via customizing, even at runtime, the topology of the underlying architecture to match the specific needs of a given application. Contemporary adaptive systems allow for the definition of architectures with functional and storage units that match in function, bit-width, and control structures the specific needs of a given computation. They aim to exploit these novel and innovative resources to achieve the highest possible performance and energy efficiency.

Many are the challenges faced by reconfigurable computing in these days: design methods and tools, which include high-level languages and compilation, simulation and synthesis, estimation techniques, design space exploration, and run-time systems and virtualization; architectures, which may be self-adaptive and evolvable, heterogeneous, low-power, approximate, fine/coarse grained, embedded in an MPSOC and use an NOC, or even resilient and fault tolerant; applications that comprise security and cryptography, big data and HPC, embedded and DSP, robotics and automotive, mission critical, among many others; and trends in teaching, benchmarks, and other emerging technologies.

Over the past 12 years, the International Applied Reconfigurable Computing (ARC) Symposium series (www.arc-symposium.org) has provided a forum for dissemination and discussion of this transformative research area. The ARC symposium was first held in 2005 in Algarve, Portugal. The second edition took place in Delft, The Netherlands, in 2006, and was the first edition to have its proceedings published by Springer as a volume in its *Lecture Notes in Computer Science* series. Subsequent ARC yearly editions were held in Rio de Janeiro, Brazil (2007); London, UK (2008); Karlsruhe, Germany (2009); Bangkok, Thailand (2010); Belfast, UK (2011); Hong Kong, China (2012); Los Angeles, USA (2013); Algarve, Portugal (2014); Bochum, Germany (2015); Rio de Janeiro, Brazil (2016).

This LNCS volume includes the papers selected for the 13th edition of the symposium (ARC 2017), held in Delft, The Netherlands, during April 3–7, 2017. The symposium succeeded in attracting a significant number of high-quality contributions related to reconfigurable computing. A total of 49 papers were submitted to the symposium from 22 countries: Algeria (1), Brazil (5), Canada (1), China (9), Denmark (1), France (3), Germany (7), Greece (1), India (1), Iran(1), Italy(1), Japan (2), South Korea (1), Malaysia (1), The Netherlands (2), Pakistan (1), Poland (2), Singapore (2), Switzerland (1), Turkey (1), UK (4), and USA (1). All submissions were carefully evaluated by at least three members of the Program Committee. In all, 17 papers were accepted as full papers (acceptance rate of 34.7%) and 11 as short papers (global acceptance rate of 57.1%). The accepted papers composed a very interesting symposium program, which we consider to constitute a representative overview of ongoing research efforts in reconfigurable computing. We would like to acknowledge the support of all the members of this year's Steering and Program Committees in reviewing papers, in helping with the paper selection, and in giving valuable suggestions. Special thanks also to the additional researchers who contributed to the reviewing process, to all the authors who submitted papers to the symposium, and to all the symposium attendees.

Last but not least, we are especially indebted to Juergen Becker from the University of Karlsruhe and to Alfred Hoffmann and Anna Kramer from Springer for their support and work in publishing this book as part of the LNCS series.

February 2017

Stephan Wong Antonio Carlos Beck Koen Bertels Luigi Carro

Organization

General Chairs

Koen Bertels Luigi Carro	Delft University of Technology, The Netherlands Federal University of Rio Grande do Sul, Brazil
Program Chairs	
Stephan Wong Antonio Carlos Beck	Delft University of Technology, The Netherlands Federal University of Rio Grande do Sul, Brazil
Finance Chair	
Joost Hoozemans	Delft University of Technology, The Netherlands
Proceedings Chair	
Hamid Mushtaq	Delft University of Technology, The Netherlands
Sponsorship Chair	
Pedro Diniz	USC Information Sciences Institute, USA
Publicity Chairs	
Sorin Cotofana Pedro Diniz Chao Wang	Delft University of Technology, The Netherlands USC Information Sciences Institute, USA University of Science and Technology of China, China
Web Chair	
Johan Peltenburg	Delft University of Technology, The Netherlands
Steering Committee	
Hideharu Amano Jürgen Becker Mladen Berekovic Koen Bertels João M.P. Cardoso Katherine Morrow George Constantinides	Keio University, Japan Universität Karlsruhe (TH), Germany Braunschweig University of Technology, Germany Delft University of Technology, The Netherlands University of Porto, Portugal University of Wisconsin-Madison, USA Imperial College London, UK

Pedro C. Diniz	USC Information Sciences Institute, USA
Philip H.W. Leong	University of Sydney, Australia
Walid Najjar	University of California Riverside, USA
Roger Woods	Queen's University Belfast, UK

Program Committee

Hideharu Amano Keio University, Japan Los Alamos National Laboratory, USA Zachary Baker Karlsruhe Institute of Technology, Germany Juergen Becker TU Braunschweig, Germany Mladen Berekovic Joao Bispo Universidade Técnica de Lisboa, Portugal Michaela Blott Xilinx. Ireland University of Sao Paulo, Brazil Vanderlei Bonato Imperial College London, UK Christos Bouganis University of Porto, Portugal João Canas Ferreira Cyrille Chavet Université de Bretagne-Sud, France Université de Rennes. France Daniel Chillet Rene Cumplido Inst. Nacional de Astrofísica, Óptica y Electrónica, Mexico Florent de Dinechin Université de Lyon, France Steven Derrien Université de Rennes, France Antonio Ferrari Universidade de Aveiro, Portugal Universidade Federal de Vicosa, Brazil Ricardo Ferreira Roberto Giorgi University of Siena, Italy Ruhr University Bochum, Germany Diana Goehringer Marek Gorgon AGH University of Science and Technology, Poland Frank Hannig Friedrich Alexander University Erlangen-Nürnberg, Germany University of Ulster, UK Jim Harkin Karlsruhe Institute of Technology, Germany Dominic Hillenbrand Christian Hochberger TU Darmstadt, Germany Michael Huebner Ruhr University Bochum, Germany Waqar Hussain Tampere University of Technology, Finland Federal University of Rio Grande do Sul, Brazil Fernanda Kastensmidt Krzysztof Kepa GE Global Research, USA Georgios Keramidas Technological Educational Institute of Western Greece, Greece Andreas Koch TU Darmstadt, Germany Dimitrios Kritharidis Intracom Telecom, Greece AGH University of Science and Technology, Poland Tomasz Kryjak Vianney Lapotre Université de Bretagne-Sud, France Philip Leong The Chinese University of Hong Kong, SAR China Eduardo Marques University of Sao Paulo, Brazil Konstantinos Masselos University of the Peloponnese, Greece Xilinx, Ireland Cathal McCabe Daniel Mesquita Universidade Federal do Pampa, Brazil Antonio Miele Politecnico di Milano, Italy

Takefumi Miyoshi Razvan Nane	e-trees.Japan, Inc., Japan Delft University of Technology, The Netherlands
Horacio Neto	
	Technical University of Lisbon, Portugal
Smail Niar	University of Valenciennes, France
Seda Ogrenci-Memik	Northwestern University, USA
Kyprianos	Technical University of Crete, Greece
Papadimitriou	
Monica Pereira	Universidade Federal do Rio Grande do Norte, Brazil
Christian Pilato	Columbia University, USA
Thilo Pionteck	Otto-von-Guericke Universität Magdeburg, Germany
Kyle Rupnow	Advanced Digital Sciences Center, Singapore
Kentaro Sano	Tohoku University, Japan
Marco D. Santambrogio	Politecnico di Milano, Italy
Yuichiro Shibata	Nagasaki University, Japan
Cristina Silvano	Politecnico di Milano, Italy
Dimitrios Soudris	University of Patras, Greece
Dirk Stroobandt	Ghent University, Belgium
David Thomas	Imperial College London, UK
Tim Todman	Imperial College London, UK
Chao Wang	University of Science and Technology of China
Roger Woods	Queen's University Belfast, UK
Yoshiki Yamaguchi	University of Tsukuba, Japan

Additional Reviewers

Ahmed, Nauman Allouani, Ihsen Anantharajaiah, Nidhi Baklouti, Mouna Bapp, Falco Barber, Paul Bileki, Guilherme Blochwitz, Christopher Chaib Draa, Ismat Yahia Del Sozzo, Emanuele Di Tucci, Lorenzo Durelli, Gianluca Fraser, Nicholas Gambardella, Giulio Gottschling, Philip Hernández-Munive, Roberto Joseph, Moritz Jung, Lukas Kalb, Tobias Kalms, Lester Korinth, Jens

Martin, George McCarroll, Niall Melo Costa, Thadeu A.F. Migliore, Vincent Oliveira de Souza Junior. Carlos Alberto Oliveira, Cristiano B. De Perina, Andre B. Procaccini, Marco Reder, Simon Rettkowski, Jens Rohde, Johanna Rosa, Leandro Scolari, Alberto Siddiqui, Fahad Manzoor Stock, Florian Wehner, Philipp Wenzel, Jakob Yu, Jintao Zhang, Kaicheng Özkan, M. Akif

Invited Talks

Rethinking Memory System Design (and the Computing Platforms We Design Around It)

Onur Mutlu

ETH Zurich, Zurich, Switzerland

Abstract. The memory system is a fundamental performance and energy bottleneck in almost all computing systems. Recent system design, application, and technology trends that require more capacity, bandwidth, efficiency, and predictability out of the memory system make it an even more important system bottleneck. At the same time, DRAM and flash technologies are experiencing difficult technology scaling challenges that make the maintenance and enhancement of their capacity, energy efficiency, and reliability significantly more costly with conventional techniques. In fact, recent reliability issues with DRAM, such as the RowHammer problem, are already threatening system security and predictability. In this talk, we first discuss major challenges facing modern memory systems in the presence of greatly increasing demand for data and its fast analysis. We then examine some promising research and design directions to overcome these challenges and thus enable scalable memory systems for the future. We discuss three key solution directions: (1) enabling new memory architectures, functions, interfaces, and better integration of memory and the rest of the system, (2) designing a memory system that intelligently employs emerging non-volatile memory (NVM) technologies and coordinates memory and storage management, (3) reducing memory interference and providing predictable performance to applications sharing the memory system. If time permits, we will also touch upon our ongoing related work in combating scaling challenges of NAND flash memory. An accompanying paper, slightly outdated (circa 2015), can be found at http://people.inf.ethz.ch/omutlu/pub/ memory-systems-research_superfri14.pdf.

Acceleration Through Hardware Multithreading

Walid Najjar

Department of Computer Science and Engineering, University of California Riverside, Riverside, USA

Abstract. Long memory latencies, as measured in CPU clock cycles, is probably the most daunting challenge to modern computer architecture. In multicore designs, the long memory latency is mitigated with the use of massive cache hierarchies. This solution pre-supposes some forms of temporal or spatial localities. Irregular applications, by their very nature, suffer from poor data locality that results in high cache miss rates and long off-chip memory latency. Latency masking multithreading, where threads relinquish control after issuing a memory request, has been demonstrated as an effective approach to achieving a higher throughput. Multithreaded CPUs are designed for a fixed maximum number of threads tailored for an average application. FPGAs, however, can be customized to specific applications. Their massive parallelism is well-known, and ideally suited to dynamically manage hundreds, or thousands, of threads. Multithreading, in essence, trades off memory bandwidth for latency. In this talk I describe how latency masking multithreaded execution on FPGAs can achieve a higher throughput than CPUs and/or GPUs on two sets of applications: sparse linear algebra and database operations.

Enabling Software Engineers to Program Heterogeneous, Reconfigurable SoCs

Patrick Lysaght

Xilinx Research Labs, San Jose, USA

Abstract. In this talk, modern software trends will be explored with a focus on how we can enable software developers to exploit the benefits of reconfigurable hardware. This talk introduces PYNQ, a new open-source framework for designing with Xilinx Zynq devices, a class of All Programmable Systems on Chip (APSoCs) which integrates multiple processors and Field Programmable Gate Arrays (FPGAs) into single integrated circuits. The main goal of the framework is to make it easier for designers of embedded systems to use APSoCs in their applications. The APSoC is programmed in Python and the code is developed and tested directly on the embedded system. The programmable logic circuits are imported as hardware libraries and programmed through their APIs, in essentially the same way that software libraries are imported and programmed. The framework combines three main elements:

- The use of a high-level productivity language, Python in this case
- Python-callable hardware libraries based on FPGA overlays
- A web-based architecture incorporating the open-source Jupyter Notebook infrastructure served from Zynq's embedded processors

The result is a programming environment that is web-centric so it can be accessed from any browser on any computing platform or operating system. It enables software programmers to work at higher levels of design abstraction and to re-use both software and hardware libraries for reconfigurable computing. The framework is inherently extensible and integrates coherently with hardware-dependent code written in C and C++. The talk concludes with an outline of areas for continued development, and a call for community participation.

Contents

Adaptive Architectures

Improving the Performance of Adaptive Cache in Reconfigurable	2
VLIW Processor	3
LP-P ² IP: A Low-Power Version of P ² IP Architecture Using Partial Reconfiguration	16
NIM: An HMC-Based Machine for Neuron Computation Geraldo F. Oliveira, Paulo C. Santos, Marco A.Z. Alves, and Luigi Carro	28
VLIW-Based FPGA Computation Fabric with Streaming Memory Hierarchy for Medical Imaging Applications	36
Embedded Computing and Security	
Hardware Sandboxing: A Novel Defense Paradigm Against Hardware Trojans in Systems on Chip <i>Christophe Bobda, Joshua Mead, Taylor J.L. Whitaker,</i> <i>Charles Kamhoua, and Kevin Kwiat</i>	47
Rapid Development of Gzip with MaxJ Nils Voss, Tobias Becker, Oskar Mencer, and Georgi Gaydadjiev	60
On the Use of (Non-)Cryptographic Hashes on FPGAs Andreas Fiessler, Daniel Loebenberger, Sven Hager, and Björn Scheuermann	72
An FPGA-Based Implementation of a Pipelined FFT Processor for High-Speed Signal Processing Applications	81

Simulation and Synthesis

Soft Timing Closure for Soft Programmable Logic Cores: The ARGen Approach	93
Théotime Bollengier, Loïc Lagadec, Mohamad Najem, Jean-Christophe Le Lann, and Pierre Guilloux	
FPGA Debugging with MATLAB Using a Rule-Based Inference System Habib Ul Hasan Khan and Diana Göhringer	106
Hardness Analysis and Instrumentation of Verilog Gate Level Code for FPGA-based Designs	118
A Framework for High Level Simulation and Optimization of Coarse-Grained Reconfigurable Architectures	129
Design Space Exploration	
Parameter Sensitivity in Virtual FPGA Architectures Peter Figuli, Weiqiao Ding, Shalina Figuli, Kostas Siozios, Dimitrios Soudris, and Jürgen Becker	141
Custom Framework for Run-Time Trading Strategies Andreea-Ingrid Funie, Liucheng Guo, Xinyu Niu, Wayne Luk, and Mark Salmon	154
Exploring HLS Optimizations for Efficient Stereo Matching Hardware Implementation	168
Architecture Reconfiguration as a Mechanism for Sustainable Performance of Embedded Systems in case of Variations in Available Power	177
Fault Tolerance	

Exploring Performance Overhead Versus Soft Error Detection in Lockstep
Dual-Core ARM Cortex-A9 Processor Embedded into Xilinx Zynq APSoC . . . 189
Ádria Barros de Oliveira, Lucas Antunes Tambara, and Fernanda Lima Kastensmidt

Contents	XIX
Contento	11111

Applying TMR in Hardware Accelerators Generated by High-Level Synthesis Design Flow for Mitigating Multiple Bit Upsets in SRAM-Based FPGAs André Flores dos Santos, Lucas Antunes Tambara, Fabio Benevenuti, Jorge Tonfat, and Fernanda Lima Kastensmidt	202
FPGA-Based Designs	
FPGA Applications in Unmanned Aerial Vehicles - A Review Mustapha Bouhali, Farid Shamani, Zine Elabadine Dahmane, Abdelkader Belaidi, and Jari Nurmi	217
Genomic Data Clustering on FPGAs for Compression Enrico Petraglio, Rick Wertenbroek, Flavio Capitao, Nicolas Guex, Christian Iseli, and Yann Thoma	229
A Quantitative Analysis of the Memory Architecture of FPGA-SoCs Matthias Göbel, Ahmed Elhossini, Chi Ching Chi, Mauricio Alvarez-Mesa, and Ben Juurlink	241
Neural Networks	
Optimizing CNN-Based Object Detection Algorithms on Embedded FPGA Platforms Ruizhe Zhao, Xinyu Niu, Yajie Wu, Wayne Luk, and Qiang Liu	255
An FPGA Realization of a Deep Convolutional Neural Network Using a Threshold Neuron Pruning	268
Accuracy Evaluation of Long Short Term Memory Network Based Language Model with Fixed-Point Arithmetic Ruochun Jin, Jingfei Jiang, and Yong Dou	281
FPGA Implementation of a Short Read Mapping Accelerator Mostafa Morshedi and Hamid Noori	289
Languages and Estimation Techniques	
dfesnippets: An Open-Source Library for Dataflow Acceleration on FPGAs Paul Grigoras, Pavel Burovskiy, James Arram, Xinyu Niu, Kit Cheung, Junyi Xie, and Wayne Luk	299

A Machine Learning Methodology for Cache Recommendation 311 Osvaldo Navarro, Jones Mori, Javier Hoffmann, Fabian Stuckmann, and Michael Hübner

ArPALib: A Big Number Arithmetic Library for Hardware and Software	
Implementations. A Case Study for the Miller-Rabin Primality Test	323
Jan Macheta, Agnieszka Dąbrowska-Boruch, Paweł Russek,	
and Kazimierz Wiatr	
Author Index	331