Abstract
Formal verification of asynchronous circuits is known to be challenging due to highly non-deterministic behavior exhibited in these systems. One of the main challenges is that it is very difficult to come up with a systematic approach to establishing invariance properties, which are crucial in proving the correctness of circuit behavior. Non-determinism also results in asynchronous circuits having a complex state space, and hence makes the verification task much more difficult than in synchronous circuits. To ease the verification task by reducing non-determinism, and consequently reducing the complexity of the set of execution paths, we impose design restrictions to prevent communication between a module M and other modules while computations are still taking place that are internal to M. These restrictions enable our verification framework to verify loop invariants efficiently via induction and subsequently verify the functional correctness of asynchronous circuit designs. We apply a link-joint paradigm to model asynchronous circuits. Our framework applies a hierarchical verification approach to support scalability. We demonstrate our framework by modeling and verifying the functional correctness of a 32-bit asynchronous serial adder.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
References
Chau, C.: Extended abstract: formal specification and verification of the FM9001 microprocessor using the DE system. In: Proceedings of the Fourteenth International Workshop on the ACL2 Theorem Prover and Its Applications (ACL2-2017), pp. 112–114 (2017)
Clarke, E., Mishra, B.: Automatic verification of asynchronous circuits. In: Clarke, E., Kozen, D. (eds.) Logic of Programs 1983. LNCS, vol. 164, pp. 101–115. Springer, Heidelberg (1984). https://doi.org/10.1007/3-540-12896-4_358
Hunt, W.: The DE language. In: Kaufmann, M., Manolios, P., Moore, J.S. (eds.) Computer-Aided Reasoning: ACL2 Case Studies, chapter 10, pp. 151–166. Springer, US (2000)
Hunt, W., Reeber, E.: Applications of the DE2 language. In: Proceedings of the Sixth International Workshop on Designing Correct Circuits (DCC-2006) (2006)
Hunt, W., Swords, S.: Use of the E language. In: Hardware Design and Functional Languages (2009)
Joshi, P., Beerel, P.A., Roncken, M., Sutherland, I.: Timing verification of GasP asynchronous circuits: predicted delay variations observed by experiment. In: Dams, D., Hannemann, U., Steffen, M. (eds.) Concurrency, Compositionality, and Correctness. LNCS, vol. 5930, pp. 260–276. Springer, Heidelberg (2010). https://doi.org/10.1007/978-3-642-11512-7_17
Kaufmann, M., Moore, J.: ACL2 Home Page (2017). http://www.cs.utexas.edu/users/moore/acl2/
Kim, H., Beerel, P., Stevens, K.: Relative timing based verification of timed circuits and systems. In: Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems (ASYNC-2002), pp. 115–124 (2002)
Kondratyev, A., Neukom, L., Roig, O., Taubin, A., Fant, K.: Checking delay-insensitivity: \(10^4\) gates and beyond. In: Proceedings of the Eighth International Symposium on Asynchronous Circuits and Systems (ASYNC-2002), pp. 149–157 (2002)
Myers, C.: Asynchronous Circuit Design. Wiley (2001)
Park, H., He, A., Roncken, M., Song, X., Sutherland, I.: Modular Timing Constraints for Delay-Insensitive Systems. Journal of Computer Science and Technology 31(1), 77–106 (2016)
Roncken, M., Cowan, C., Massey, B., Gilla, S., Park, H., Daasch, R., He, A., Hei, Y., Hunt, W., Song, X., Sutherland, I.: Beyond carrying coal to newcastle: dual citizen circuits. In: Mokhov, A. (ed.) This Asynchronous World: Essays dedicated to Alex Yakovlev on the Occasion of his 60th Birthday, pp. 241–261. Newcastle University (2016)
Roncken, M., Gilla, S., Park, H., Jamadagni, N., Cowan, C., Sutherland, I.: Naturalized communication and testing. In: Proceedings of the Twenty First IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC-2015), pp. 77–84 (2015)
Slobodova, A., Davis, J., Swords, S., Hunt, W.: A flexible formal verification framework for industrial scale validation. In: Proceedings of the Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE-2011), pp. 89–97 (2011)
Sparso, J., Furber, S.: Principles of Asynchronous Circuit Design - A Systems Perspective. Springer, US (2001)
Srinivasan, S., Katti, R.: Desynchronization: design for verification. In: Proceedings of the Eleventh International Conference on Formal Methods in Computer-Aided Design (FMCAD-2011), pp. 215–222 (2011)
Verbeek, F., Schmaltz, J.: Verification of building blocks for asynchronous circuits. In: Proceedings of the Eleventh International Workshop on the ACL2 Theorem Prover and Its Applications (ACL2-2013), pp. 70–84 (2013)
Wijayasekara, V., Srinivasan, S., Smith, S.: Equivalence verification for NULL convention logic (NCL) circuits. In: Proceedings of the Thirty Second IEEE International Conference on Computer Design (ICCD-2014), pp. 195–201 (2014)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer International Publishing AG
About this paper
Cite this paper
Chau, C., Hunt, W.A., Roncken, M., Sutherland, I. (2017). A Framework for Asynchronous Circuit Modeling and Verification in ACL2. In: Strichman, O., Tzoref-Brill, R. (eds) Hardware and Software: Verification and Testing. HVC 2017. Lecture Notes in Computer Science(), vol 10629. Springer, Cham. https://doi.org/10.1007/978-3-319-70389-3_1
Download citation
DOI: https://doi.org/10.1007/978-3-319-70389-3_1
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-70388-6
Online ISBN: 978-3-319-70389-3
eBook Packages: Computer ScienceComputer Science (R0)