Abstract
Single input change (SIC) sequence for VLSI testing has been researched because of effectiveness to more test fault models and low power consumption testing. It is the high fault coverage in deterministic built-in self-test (BIST) with low test cost and short test application time. The sequential single input change (SSIC) sequence used in deterministic BIST is presented in this paper for decreasing the dynamic power, reducing test application time and increasing fault coverage. The selection of seed vectors is the significant technique in deterministic BIST. The critical features of SSIC sequence are proposed for selecting seed vectors. The SSIC sequence generator is designed. The simulation results using benchmark circuits show that the SSIC sequences can increase fault coverage and decrease application time than random SIC sequences. SSIC sequence also has low dynamic power consumption.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Zorian, Y.: A distributed BIST control scheme for complex VLSI devices. In: Proceedings of 11th IEEE VLSI Test Symposium, Los Alamitos, California, pp. 4–9 (1993)
Virazel, A., David, R., Girard, P., Landrault, C., Pravossoudovitch, S.: Delay fault testing: choosing between random SIC and random MIC test sequences. J. Electron. Test.: Theory App. 17, 233–241 (2001)
Li, X., Cheung, Y.S.: High-level BIST synthesis for delay testing. In: International Symposium Defect and Fault Tolerance in VLSI Systems, pp. 2–4. November 1998
David, R., Girard, P., Landrault, C., Pravossoudovitch, S., Virazel, A.: On using efficient test sequence for BIST. In: Proceedings of the 20th IEEE VLSI Test Symposium, pp. 145–150 (2002)
David, R., Girard, P., Landrault, C., Pravossoudovitch, S., Virazel, A.: On hardware generation of random single input change test sequences. In: Proceedings of European Test Workshop, pp. 117–123 (2001)
Lei, S.C., Hou, X.Y., Shao, Z.B., Liang, F.: A class of SIC circuits: theory and application in BIST design. IEEE Trans. Circuits Syst.-II 55, 161–165 (2008)
Voyiatzis, I., Haniotakis, T., Halatsis, C.: Algorithm for the generation of SIC pairs and its implementation in a BIST environment. IEE-Proc.-Circuits Devices Syst. 153, 427–432 (2006)
Lee, H.K., Ha, D.S.: On the generation of test patterns for combinational circuits. Technical report, Department of Electrical Engineering, Virginia Polytechnic Institute and State University, pp. 12–93
Lee, J., Touba, N.A.: LFSR reseeding scheme achieving low power dissipation during test. IEEE Trans. Comput.-Aided Des. 26, 396–401 (2007)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 ICST Institute for Computer Sciences, Social Informatics and Telecommunications Engineering
About this paper
Cite this paper
Cao, B., Wang, Y. (2018). Generation of Low Power SSIC Sequences. In: Gu, X., Liu, G., Li, B. (eds) Machine Learning and Intelligent Communications. MLICOM 2017. Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, vol 227. Springer, Cham. https://doi.org/10.1007/978-3-319-73447-7_32
Download citation
DOI: https://doi.org/10.1007/978-3-319-73447-7_32
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-73446-0
Online ISBN: 978-3-319-73447-7
eBook Packages: Computer ScienceComputer Science (R0)