Abstract
Cellular Nonlinear/Nanoscale Networks (CNNs) that can provide parallel processing in massive scale is known suitable to neuromorphic applications such as vision systems. In CNN, synaptic weights can be calculated by digital or analog multiplication. Though the conventional CMOS digital circuits can be used in calculating this multiplication for CNN applications, they occupy very large area and need large power consumption, especially when many multiplications should be calculated in parallel in massive scale. On the other hand, analog circuits seem very attractive in calculating multiplication of CNN applications. Here input signal current is multiplied by memristance that can be programmed. In this chapter, we introduce some analog circuits for CNN applications that use memristance in calculating multiplication. In addition, we discuss memristor models and some practical problems in CNN circuits that should be resolved in real implementation of CNN circuits.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
In the following memsitive systems are referred to as memristor systems, whereas the term ideal memristor is used for systems described by (1).
- 2.
For the sake of brevity the explicit time dependency is dropped where it is not strictly necessary.
- 3.
Note that by defining a time evolution rule for the threshold voltages, it was recently demonstrated [23] that an adaptable threshold voltage-based version of the memristor model from [6] may explain the Suppression Principle [24] of the Spike-Timing-Dependent-Plasticity (STDP) Rule [6], which may occur in the case of triplet spikes.
- 4.
Throughout the paper, unless stated otherwise and without loss of generality, we assume that the doped layer is spatially located to the left of the un-doped layer along the horizontal extension of the nano-film [20], and in this case we assign a value of \(+1\) to the memristor polarity coefficient \(\eta \) (see Eq. (6)).
- 5.
Nonlinear memristors models, including the generalized BCM model, will be considered in the forthcoming publications.
References
Chua, L.O.: Memristor: the missing circuit element. IEEE Trans. Circ. Theory 18(5), 507–519 (1971)
Chua, L.O., Kang, S.-M.: Memristive devices and systems. Proc. IEEE 64(2), 209–223 (1976)
Strukov, D.B., Snider, G.S., Stewart, D.R., Williams, R.S.: The missing memristor found. Nature 453, 80–83 (2008)
Vontobel, P.O., Robinett, W., Kuekes, P.J., Stewart, D.R., Straznicky, J., Williams R.S.: Writing to and reading from a nano-scale crossbar memory based on memristors. Nanotechnology 20(42), 425204(1)–425204(21) (2009)
Pershin, Y.V., Di Ventra, M.: Practical approach to programmable analog circuits with memristors. IEEE Trans. Circ. Syst.-I 57(8), 1857–1864 (2010)
Zamarre\({\tilde{\text{n}}}\)o-Ramos, C., Camu\({\tilde{\text{ n }}}\)as-Mesa, L.A., P\({\acute{\text{ e }}}\)rez-Carrasco, J.A., Masquelier, T., Serrano-Gotarredona, T., Linares-Barranco, B.: On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex. Front. Neuromorphic Eng. Front. Neurosci. 5(26), 1–22 (2011)
Borghetti, J., Snider, G.S., Kuekes, P.J., Yang, J.J., Stewart, D.R., Williams, R.S.: Memristive switches enable stateful logic operations via material implication. Nat. Lett. 464(7290), 873–876 (2010)
Xia, Q., Robinett, W., Cumbie, M.W., Banerjee, N., Cardinali, T.J., Yang, J.J., Wu, W., Li, X., Tong, W.M., Strukov, D.B., Snider, G.S., Medeiros-Ribeiro, G., Williams, R.S.: Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9(10), 3640–3645 (2009)
Snider, G.: Spike-timing-dependent learning in memristive nanodevices. In: International Symposium on Nanoscale Architecture, pp. 85–92 (2008)
Chua, L.O., Yang, L.: Cellular neural networks: theory. IEEE Trans. Circ. Syst. 35(10), 1257–1272 (1988)
Chua, L.O., Yang, L.: Cellular neural networks: applications. IEEE Trans. Circ. Syst. 35, 1273–1290 (1988)
Domínguez-Castro, R., Espejo, S., Rodríguez-Vázquez, A., Carmona, R.A., Földesy, P., Zarándy, Á., Szolgay, P., Szirányi, T., Roska, T.: A 0.8-\(\upmu \)m CMOS two-dimensional programmable mixed-signal focal-plane array processor with on-chip binary imaging and instructions storage. IEEE J. Solid-State Circ. 32, 1013–1026 (1997)
Kim, H., Son, H., Roska, T., Chua, L. O.: High-performance viterbidecoder with circularly connected 2-D CNN unilateral cell array. IEEE Trans. Circ. Syst.-I 52, 2208–2218 (2005)
Zheng, C.-D., Zhang, H., Wang, Z.: Improved robust stability criteriafor delayed cellular neural networks via the LMI approach. IEEE Trans. Circ. Syst.- II Exp. Briefs 57 41–45 (2010)
Kim, H., Sah, P., Yang, C., Roska, T., Chua, L.O.: Memristor bridge synapses. Proc. IEEE 100(6), 2061–2070 (2012)
Kim, H., Sah, M.P., Yang, C., Roska, T., Chua, L. O.: Neural synaptic weighing with a pulse-based memristor circuit. IEEE Trans. Circ. Syst.-I 59, 148–158 (2012)
Joglekar, Y.N., Wolf, S.T.: The elusive memristive element: properties of basic electrical circuits. Eur. J. Phys. 30, 661–675 (2009)
Biolek, Z., Biolek, D., Biolkov\({\acute{\text{ a }}}\), V.: Spice model of memristor with nonlinear dopant drift. Radioengineering 18(2), 210–214 (2009)
Shin, S., Kim, K., Kang, S.-M.: Compact models for memristors based on charge-flux constitutive relationships. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 29(4), 590–598 (2010)
Corinto, F., Ascoli, A.: A boundary condition-based approach to the modeling of memristor nanostructures. IEEE Trans. Circ. Syst.-I 59(11), 2713–2726 (2012)
Pickett, M.D., Strukov, D.B., Borghetti, J.L., Yang, J.J., Snider, G.S., Stewart, D.R., Williams, R.S.: Switching dynamics in titanium dioxide memristive devices. J. Appl. Phys. 106(7), 074508(1)(6) (2009)
Kvatinski, S., Friedman, E.G., Kolodny, A., Weiser, U.C.: TEAM: threshold adaptive memristor model. IEEE Trans. Circ. Syst.-I 60(1), 211–221 (2013)
Cai, W., Tetzlaff, R.: Advanced memristive model of synapses with adaptive thresholds. In: Proceedings of the IEEE International Workshop on Cellular Nanoscale Networks and Their Applications (2012)
Froemke, R.C., Dan, Y.: Spike-timing-dependent synaptic modification induced by natural spike trains. Nature 416(6879), 433–438 (2002)
Oka, T., Nagaosa, N.: Interfaces of correlated electron systems: proposed mechanism for colossal electroresistance. Phys. Rev. Lett. 95(26), 64031–64034 (2005)
Beck, A., Bednorz, J.G., Gerber, Ch., Rossel, C., Widmer, D.: Reproducible switching effect in thin oxide films for memory applications. Appl. Phys. Lett. 77(1), 140 (2000)
Linn, E., Rosezin, R., K\({\ddot{\text{ u }}}\)geler, C., Waser, R.: Complementary resistive switches for passive nanocrossbar memories. Nat. Mater. 9, 403–406 (2010)
Chua, L.O.: Resistance switching memories are memristors. Appl. Phys. A 102(4), 765–783 (2011)
Ascoli, A., Corinto, F., Tetzlaff, R.: Generalized memristor boundary condition model and its PSpice circuit. IEEE Trans. Circ. Syst.-I (under revision) (2013)
Prodromakis, T., Peh, B.P., Papavassiliou, C., Toumazou, C.: A versatile memristor model with nonlinear dopant kinetics. IEEE Trans. Electron. Devices 58(9), 3099–3105 (2011)
Benderli, S., Wey, T.A.: On Spice macromodelling of \({\text{ TiO }}_{2}\) memristors. Electron. Lett. 45(7), 377–379 (2009)
Cadence design systems. In: OrCad PSpice User’s Guide. OrCAD, Inc., USA. Available online as PSpice.pdf. http://www.electronics-lab.com/downloads/schematic/013/ (1998)
R\({\acute{\text{ a }}}\)k, \({\acute{\text{ A }}}\)., Cserey, G.: Macromodeling of the memristor in SPICE. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 29(4), 632–636 (2010)
Kavehei, O., Iqbal, A., Kim, Y.S., Eshraghian, K., Al-Sarawi, S.F., Abbott, D.: The fourth element: characteristics, modelling, and electromagnetic theory of the memristor. Proc. R. Soc. A: Math. Phys. Eng. Sci. 466(2120), 2175–2202 (2010)
Kim, T.H., Jang, E.Y., Lee, N.J., Choi, D.J., Lee, K.-J., Jang, J.-T., Choi, J.-S., Moon, S.H., Cheon, J.: Nanoparticle assemblies as memristors. Nano Lett. 9(6), 2229–2233 (2009)
Lehtonen, E., Laiho, M.: CNN using memristors for neighborhood connections. In: IEEE International Workshop on Cellular Nanoscale Networks and Their Applications, pp. 1–4 (2010)
Yang, J.J., Pickett, M.D., Li, X., Ohlberg, D.A.A., Stewart, D.R., Williams, R.S.: Memristive switching mechanism for metal/oxide/metal nanodevices. Nat. Nanotechnol. 3(7), 429–433 (2008)
Roska, T., Chua, L.O.: The CNN universal machine: an analogic array computer. IEEE Trans. Circ. Syst.-II: Anal. Digital Sig. Process. 40(3), 163–173 (1993)
Lehtonen, E., Poikonen, J., Laiho, M., Lu, W.: Time-dependence of the threshold voltage in memristive devices. In: IEEE International Symposium on Circuits and Systems, pp. 2245–2248 (2011)
Sah, M., Yang, C., Kim, H., Chua, L.O.: A voltage-mode memristor bridge synaptic circuit with memristor emulators. Sensors 12(3), 3587–3604 (2012)
Strukov, D., Williams, R.S.: Exponential ionic drift: fast switching and low volatility of thin-film memristors. Appl. Phys. A: Mater. Sci. Process. 94(3), 515–519 (2009)
Simmons, J.G.: Generalized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film. J. Appl. Phys. 34(6), 1793–1803 (1963)
Abdalla, H., Pickett, M.D.: Spice modeling of memristors. In: IEEE International Symposium on Circuits and Systems, pp. 1832–1835 (2011)
Pershin, Y.V., Di Ventra, M.: Spice model of memristive devices with threshold. http://lanl.arxiv.org/abs/1204.2600v4 (2012)
Pershin, Y.V., La Fontaine, S., Di Ventra, M.: Memristive model of amoeba learning. Phys. Rev. E 80(2), 021926(1)–021926(6) (2009)
Linares-Barranco, B., Serrano-Gotarredona, T.: Memristance can explain spike-time-dependent-plasticity in neural synapses. Nat. Proc. http://hdl.handle.net/10101/npre.2009.3010.1
Pazienza, G.E., Albo-Canals, J.: Teaching memristors to EE undergraduate students. IEEE Circ. Syst. Mag. 11(4), 36–44 (2011)
Eshraghian, K., Kavehei, O., Cho, K.-R., Chappell, J.M., Iqbal, A., Al-Sarawi, S.F., Abbott, D.: Memristive device fundamentals and modeling: applications to circuits and systems simulation. Proc. IEEE 100(6), 1991–2007 (2012)
Ascoli, A., Corinto, F., Senger, V., Tetzlaff, R.: Memristor model comparison. IEEE Circ. Syst. Mag. 13(2), 89–105 (2013). http://doi.org/10.1109/MCAS.2013.2256272
Corinto, F., Ascoli, A., Gilli, M.: PSpice switch-based versatile memristor model. In: Proceedings of International Symposium on Circuits and Systems–I (2013)
Jo, S.H., Chang, T., Ebong, I., Bhadviya, B.B., Mazumder, P., Lu, W.: Nanoscale memristor device as synapse in neuromorphic systems. NanoLett. 1297–1301 (2010)
Jung, C.M., Jo, K.H., Lee, E.S., Vo, H.M., Min, K.S.: Zero-sleep-leakage flip-flop circuit with conditional-storing memristor retention latch. IEEE Trans. Nanotechnol. 11, 360–366 (2012)
Kim, Y.S., Min, K.S.: Synaptic weighting circuits for cellular neural networks. In: International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2012), Turin, Italy (2012)
Abramowitz, M., Stegun, I.A.: Handbook of Mathematical Functions, with Formulas. Graphs and Mathematical Tables. Dover Publications Inc., New York (1972)
Hunt, B.R., Lipsman, R.L., Rosenberg, J.M., Coombes, K.R., Osborn, J.E., Stuck, G.J.: A Guide to MATLAB: For Beginners and Experienced Users. Cambridge University Press, Cambridge (2006)
Batas, D., Fiedler, H.: A memristor SPICE implementation and a new approach for magnetic flux-controlled memristor modeling. IEEE Trans. Nanotechnol. 10(2), 250–255 (2011)
Hebb, D.O.: The Organization of Behavior: A Neuropsychological Theory. Wiley, New York (1949)
Biolek, D., Biolek, Z., Biolkova, V.: Pinched hysteretic loops of ideal memristors, memcapacitors and meminductors must be self-crossing. Electron. Lett. 47(25), 1385–1387 (2011)
Chua, L.O.: The fourth element. Proc. IEEE 100(6), 1920–1927 (2012)
Pershin, Y.V., Di Ventra, M.: Memory effects in complex materials and nanoscale systems. Adv. Phys. 60(2), 145–227 (2011)
Corinto, F., Ascoli, A.: Memristive diode bridge with LCR filter. Electron. Lett. 48(14), 824–825 (2012)
Corinto, F., Ascoli, A.: The simplest class of passive memristor emulators. IEEE Trans. Circ. Syst.-I (2013)
Corinto, F., Kang, Sung-Mo, Ascoli, A.: Memristor based neural circuits. In: International Symposium on Circiuits and Systems (2013)
Acknowledgements
This work was partially supported by the CRT Foundation, under the project no. 2012.1121 and by the Ministry of Foreign Affairs “Con il contributo del Ministero degli Affari Esteri, Direzione Generale per la Promozione del Sistema Paese”.
The CAD tools were supported by the IC Design Education Center (IDEC), Korea. This work was financially supported by NRF-2013K1A3A1A25038533through the National Research Foundation of Korea(NRF) funded by the Ministry of Science, ICT & Future Planning.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer Nature Switzerland AG
About this chapter
Cite this chapter
Corinto, F., Ascoli, A., Kim, YS., Min, KS. (2019). Cellular Nonlinear Networks with Memristor Synapses. In: Chua, L., Sirakoulis, G., Adamatzky, A. (eds) Handbook of Memristor Networks. Springer, Cham. https://doi.org/10.1007/978-3-319-76375-0_23
Download citation
DOI: https://doi.org/10.1007/978-3-319-76375-0_23
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-76374-3
Online ISBN: 978-3-319-76375-0
eBook Packages: Computer ScienceComputer Science (R0)