Abstract
Most modern design suites include HLS tools that rise the design abstraction level and provide a fast and direct flow to programmable devices, getting rid of manually coding at the RTL. While HLS greatly reduces the design productivity gap, non-negligible problems arise. For instance, the co-simulation strategy may not provide trustworthy results due to the variable accuracy of simulation, especially when considering dynamic reconfiguration and access to system busses. This work proposes mechanisms aimed at improving the verification accuracy using a real device and a testing framework. One of the mechanisms is the inclusion of physical configuration macros (e.g., clock rate configuration macro) and test assertions based on physical parameters in the verification environment (e.g., timing assertions). In addition it is possible to change some of those parameters, such as clock speed rate, and check the behavior of a hardware component into an overclocking or underclocking scenario. Our on-board testing flow allows faster FPGA iterations to ensure the design intent and the hardware-design behavior match. This flow uses a real device to carry out the verification process and synthesizes only the DUT generating its partial bitstream in a few minutes.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Canis, A., Choi, J., et al.: From software to accelerators with LegUp high-level synthesis. In: International Conference on Compilers, Architecture and Synthesis for Embedded Systems (2013)
Cong, J., Liu, B., et al.: High-level synthesis for FPGAs: from prototyping to deployment. Comput.-Aided Des. Integr. Circuits Systems (2011)
Gong, L., Diessel, O.: Functional Verification of Dynamically Reconfigurable FPGA-Based Systems. Springer, Heidelberg (2015). https://doi.org/10.1007/978-3-319-06838-1
Hoffman, H.: Non-regression test automation. In: PNSQC (2008)
Podivinsky, J., Simkova, M., Cekan, O., Kotasek, Z.: FPGA prototyping and accelerated verification of ASIPs. In: International Symposium on Design and Diagnostics of Electronic Circuits Systems (2015)
Yun, Y.N., Kim, J.B., Kim, N.D., Min, B.: Beyond UVM for practical SoC verification. In: International SoC Design Conference (2011)
Edelman, R., Ardeishar, R.: UVM SchmooVM - I want my c tests!. In: Design and Verification Conference and Exhibition (2014)
Accellera Organization: Standard Universal Verification Methodology Class Reference Manual, Release 1.1, Accellera (2011)
De Luna, L., Zalewski, Z.: FPGA level in-hardware verification for DO-254 compilance. In: Digital Avionics Systems Conference (DASC) (2011)
Iskander, Y., Craven, S., et al.: Using partial reconfiguration and high-level models to accelerate FPGA design validation. In: International Conference on Field-Programmable Technology (2010)
Wicaksana, A., Prost-Boucle, A., et al.: On-board non-regression test of HLS tools targeting FPGA. In: International Symposium on Rapid System Prototyping (2016)
Hadjis, S., Canis, A., et al.: Profiling-driven multi-cycling in FPGA high-level synthesis. In: Design, Automation, Test in Europe (2015)
Zheng, H., Gurumani, S.T., Yang, L., Chen, D., Rupnow, K.: High-level synthesis with behavioral level multi-cycle path analysis. In: FPL 2013 (2013)
Karlesky, M., VanderVoord, M., Williams, G.: A simple Unit Test Framework for Embedded C. Unity
Xilinx Inc.: Vivado Design Suite User Guide: High-Level Synthesis. Xilinx (2014)
AVNET: ZedBoard: Hardware User’s Guide, AVNET (2014)
Kao, C.: Benefits of partial reconfiguration. Xcell J. Fourth Quart. 65–67 (2005)
Dalal, N., Triggs, B.: Histograms of oriented gradients for human detection. In: Computer Vision and Pattern Recognition (CVPR) (2005)
Hubner, M., Gohringer, D., et al.: Fast dynamic and partial reconfiguration Data Path with low Hardware overhead on Xilinx FPGAs. In: International Symposium on Parallel & Distributed Processing, Workshops and PHd Forum (2010)
Manet, P., Maufroid, D., et al.: An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications. EURASIP J. Embedded Syst. 2008. https://doi.org/10.1155/2008/367860
Vipin, K., Fahmy, S.: A high speed open source controller for FPGA partial reconfiguration. In: International Conference on Field-Programmable Technology (2012)
Tarrillo, J., Escobar, F.A., Lima, F., Valderrama, C.: Dynamic partial reconfiguration manager. In: Latin American Symposium on Circuits and Systems (2014)
Acknowledgments
This work is supported in part by Spanish Government under projects REBECCA (TEC2014-58036-C4-1R) and PLATINO (TEC2017-86722-C4-4-R).
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer International Publishing AG, part of Springer Nature
About this paper
Cite this paper
Caba, J., Cardoso, J.M.P., Rincón, F., Dondo, J., López, J.C. (2018). Rapid Prototyping and Verification of Hardware Modules Generated Using HLS. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2018. Lecture Notes in Computer Science(), vol 10824. Springer, Cham. https://doi.org/10.1007/978-3-319-78890-6_36
Download citation
DOI: https://doi.org/10.1007/978-3-319-78890-6_36
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-78889-0
Online ISBN: 978-3-319-78890-6
eBook Packages: Computer ScienceComputer Science (R0)