Skip to main content

A Study of FPGA Instance Based PLC Architecture Design and Automatic Generation Algorithm of Logic Code

  • Conference paper
  • First Online:
  • 1372 Accesses

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 772))

Abstract

In this paper, an architecture of FPGA instance based PLC and a method of converting IL (instruction list) of PLC to instances are proposed assuming that the PLC is installed on the cloud. It is attempted to improve responsiveness by dedicated circuitry using instances (libraries) and concurrent processing that are specific features of FPGA hardware. The proposed architecture in the FPGA consists of the instance part (calculation circuit that is correspond to the instruction of the PLC) the input/output circuit/output memory, and the state machine. In this paper, a benchmark test of PLC is converted into instances by automatic conversion algorithm to be implemented with the proposed architecture, and it is confirmed by logic simulation that the FPGA instance based PLC operates at high speed as expected.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Hermann, M., Pentek, T., Otto, B.: Design principles for 4.0 scenarios. In: IEEE, System Sciences (2016)

    Google Scholar 

  2. Ministry of Economy, Trade and Industry: Connected Industries Tokyo Initiative 2017. http://www.meti.go.jp/press/2017/10/20171002012/20171002012.html

  3. Ohnishi, N., Takanaka, T., Nakatani, H.: Load balancing of processing servers for cloud control system. Electron. Commun. Jpn. 99(10), 71–80 (2016)

    Article  Google Scholar 

  4. Tanaka, M., Eto, H., Matsui, N., Kurokawa, F.: An FPGA based heterogeneous redundant control system using controller virtualization. In: Proceedings of International Conference on Complex, Intelligent, and Software Intensive Systems (CISIS 2017). Advances in Intelligent Systems and Computing, vol. 611, pp. 439–450 (2017)

    Google Scholar 

  5. Ichikawa, S., Akinaka, M., Hata, H., Ikeda, R., Yamamoto, H.: An FPGA implementation of hard-wired sequence control system based on PLC software. IEEJ Trans. Electr. Electron. Eng. 6, 367–375 (2011)

    Article  Google Scholar 

  6. Koo, K., Rho, G.S., Kwon, W.H., Park, J., Chang, N.: Architectural design of an RISC processor for programmable logic controllers. J. Syst. Architect. 44(5), 311–325 (1998)

    Article  Google Scholar 

  7. Chmiel, M., Mocha, J., Hrynkiewicz, E., Milik, A.: Central processing units for PLC implementation in Virtex-4 FPGA. In: Proceedings of the 18th IFAC World Congress, pp. 7860–7865 (2011)

    Article  Google Scholar 

  8. Chmiel, M., Kulisz, J., Czerwinski, R., Krzyzyk, A., Rosol, M., Smolarek, P.: An IEC 61131-3-based PLC implemented by means of an FPGA. Microprocess. Microsyst. 44, 28–37 (2016)

    Article  Google Scholar 

  9. Hajduk, Z., Sadolewski, J., Trybus, B.: FPGA-based execution platform for IEC 61131-3 control software. Electr. Rev. 2011(8), 187–191 (2011)

    Google Scholar 

  10. Hajduk, Z., Trybus, B., Sadolewski, J.: Architecture of FPGA embedded multiprocessor programmable controller. IEEE Trans. Industr. Electron. 62(5), 2952–2961 (2015)

    Article  Google Scholar 

  11. Mitsubishi Electric Corporation: FX3S/FX3G/FX3GC/FX3U/FX3UC Series Programmable Controllers User’s Manual (2016)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Renya Yamamoto .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2019 Springer International Publishing AG, part of Springer Nature

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Yamamoto, R., Tanaka, M., Eto, H., Kurokawa, F. (2019). A Study of FPGA Instance Based PLC Architecture Design and Automatic Generation Algorithm of Logic Code. In: Barolli, L., Javaid, N., Ikeda, M., Takizawa, M. (eds) Complex, Intelligent, and Software Intensive Systems. CISIS 2018. Advances in Intelligent Systems and Computing, vol 772. Springer, Cham. https://doi.org/10.1007/978-3-319-93659-8_47

Download citation

Publish with us

Policies and ethics