Abstract
Since power dissipation is becoming a significant issue and requiring more consideration in the early design stage, circuit designers must now be experienced in low-power techniques to enhance designing digital systems. Therefore, when teaching low-power design techniques in electrical and computer engineering education, a tool or a method must be made available that enables students to estimate the power dissipation of their digital circuits during the design process. This contribution presents a novel approach, the low-power design remote laboratory system that has been developed at the Bonn-Rhine-Sieg University of Applied Sciences to estimate the power dissipation of a digital circuit remotely via the internet using physical instruments and providing real data. The design takes place at abstraction level and the real data is measured at the low level from the hardware devices. The low level provides more information, which is required for accurately measured values that are hidden at the high level. The technical performance results on using the remote system show that the students are enabled to implement their digital design and to meet the performance targets of reliability as well as to observe almost all influencing factors on the design’s power dissipation.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Rabaey, J.M.: Low Power Design Essentials. Series on Integrated Circuits and Systems. Springer, New York (2009)
Arora, M.: The Art of Hardware Architecture. Springer, New York (2012)
Bhunia, S., Mukhopadhyay, S.: Low-Power Variation-Tolerant Design in Nanometer Silicon. Springer, New York (2011)
Henzler, S.: Power management of digital circuits in deep sub-micron CMOS technologies. Springer series in advanced microelectronics, vol. 25. Springer, Dordrecht (2007)
Feisel, L.D., Rosa, A.J.: The role of the laboratory in undergraduate engineering education. J. Eng. Educ. 94(1), 121–130 (2005). https://doi.org/10.1002/j.2168-9830.2005.tb00833.x
Hofstein, A., Lunetta, V.N.: The laboratory in science education: foundations for the twenty-first century. Sci. Educ. 88(1), 28–54 (2004). https://doi.org/10.1002/sce.10106
Ma, J., Nickerson, J.V.: Hands-on, simulated, and remote laboratories: a comparative literature review. ACM Comput. Surv. 38(3), 7-es (2006). https://doi.org/10.1145/1132960.1132961
SPICE manual. http://bwrc.eecs.berkeley.edu/Classes/IcBook/SPICE/. Accessed 2017
Huang, C.X., Zhang, B., Deng, A.-C., et al. The design and implementation of PowerMill. In: Proceedings of the 1995 International Symposium on Low Power Design, ISLPED’95, pp. 105–110 (1995)
Alipour, S., Hidaji, B., Pour, A.S.: Circuit Level, Static Power, and Logic Level Power Analyses. IEEE, Piscataway (2010)
Marculescu, R., Ababei, C.: Improving simulation efficiency for circuit-level power estimation. In: Proceedings of 2000 IEEE International Symposium on Circuits and Systems. ISCAS 2000, Geneva, pp. 471–474 (2000)
Posser, G., Flach, G., Wilke, G., et al.: Gate sizing using geometric programming. Analog Integr. Circ. Sig. Process 73(3), 831–840 (2012). https://doi.org/10.1007/s10470-012-9943-3
Shacham, O., Azizi, O., Wachs, M., et al.: Rethinking digital design: why design must change. IEEE Micro 30(6), 9–24 (2010). https://doi.org/10.1109/MM.2010.81
Posser, G., Flach, G., Wilke, G., et al.: Tradeoff between delay and area in gate sizing using geometric programming, pp. 1–4
Nocua, A., Virazel, A., Bosio, A., et al.: A hybrid power modeling approach to enhance high-level power models. In: 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) (2016). https://doi.org/10.1109/ddecs.2016.7482453
Bruno, M., Macii, A., Poncino, M.: RTL power estimation in an HDL-based design flow. IEE Proce. Comput. Digital Tech. 152(6), 723–730 (2005). https://doi.org/10.1049/ip-cdt:20045181
Bellosa, F.: The benefits of event-driven energy accounting in power-sensitive systems. In: Proceedings of the 9th Workshop on ACM SIGOPS European Workshop: Beyond the PC: New Challenges for the Operating System, pp. 37–42 (2000). https://doi.org/10.1145/566726.566736
Becker, J., Huebner, M., Ullmann, M.: Power estimation and power measurement of Xilinx Virtex FPGAs: trade-offs and limitations. In: Proceedings of 16th Symposium on Integrated Circuits and Systems Design, SBCCI 2003. IEEE (2003). https://doi.org/10.1046/j.1528-1157.44.s.5.1.x
Schwandt, A., Winzker, M.: Modular evaluation system for low-power applications. In: IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2017)
Author information
Authors and Affiliations
Corresponding authors
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2019 Springer International Publishing AG, part of Springer Nature
About this paper
Cite this paper
AbuShanab, S., Winzker, M., Brück, R. (2019). Development and Implementation of Remote Laboratory as an Innovative Tool for Practicing Low-Power Digital Design Concepts and Its Impact on Student Learning. In: Auer, M., Langmann, R. (eds) Smart Industry & Smart Education. REV 2018. Lecture Notes in Networks and Systems, vol 47. Springer, Cham. https://doi.org/10.1007/978-3-319-95678-7_20
Download citation
DOI: https://doi.org/10.1007/978-3-319-95678-7_20
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-95677-0
Online ISBN: 978-3-319-95678-7
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)