Abstract
We discuss some features of three generations of INMOS transputer: the 32 bit T800 family, the 64 bit T9000 family, for which early Silicon is now available, and the recently initiated Chameleon programme. The impact of these features on automatic high-performance compilers is discussed.
This work is being conducted as part of Esprit collaboration 5404, “GPMIMD” funded by the Commission of the European Communities.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
References
L G Valiant. A bridging model for parallel computation. Communications of the ACM 33, 8 p103 (1990).
D Lenoski, J Laudon, T Joe, D Nakahira, L Stevens, A Gupta and J Hennessy. The DASH prototype: Logic overhead and performance IMF Transactions on Parallel and Distributed Systems 4 p41 (1993).
E Hagersten, A Landin, S Haridi and D Warren. Moving the shared memory closer to the processors—DDM. Submitted to IEEE Computer.
M Homewood, D May and D Shepherd. The IMS T800 Transputer. IEEE Micro 7, 5 (1987).
The T9000 transputer product manual. INMOS Ltd (1993).
M Debbage, M Hill, D Nicole and A Sturgess. The virtual channel router. Transputer Communications 1 p3 (1993).
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1994 Friedr. Vieweg & Sohn Verlagsgesellschaft mbH, Braunschweig/Wiesbaden
About this chapter
Cite this chapter
Nicole, D.A. (1994). Targeting Transputer Systems, Past and Future. In: Keßler, C.W. (eds) Automatic Parallelization. Vieweg+Teubner Verlag. https://doi.org/10.1007/978-3-322-87865-6_4
Download citation
DOI: https://doi.org/10.1007/978-3-322-87865-6_4
Publisher Name: Vieweg+Teubner Verlag
Print ISBN: 978-3-528-05401-4
Online ISBN: 978-3-322-87865-6
eBook Packages: Springer Book Archive