Abstract
We sketch the physical design of a prototype of a PRAM architecture based on Ranade’s Fluent Machine. We describe a specially developed processor chip with several instruction streams and a fast butterfly connection network. For the realization of the network we consider alternatively optoelectronic and electric transmission. We also discuss some basic software issues.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Bibliography
F. Abolhassan, J. Keller, and W. J. Paul. On the cost-effectiveness of PRAMs. In Proc. 3rd IEEE Symp. on Parallel and Distr. Processing. IEEE, Dec. 1991.
F. Abolhassan, J. Keller, and W. J. Paul. On the cost-effectiveness and realization of the theoretical PRAM model. FB 14 Informatik, SFB-Report 09/1991, Universität des Saarlandes, May 1991.
R. V. Balakrishnan. Weniger Störungen auf Mikrocomputerbussen. Elektronik, 4:106–112, 1989.
R. Beigel and C. P. Kruskal. Processor networks and interconnection networks without long wires. In Proc. 1989 ACM SPAA, pp. 42–51. ACM, 1989.
Bicc Vero Electronics. Elektronik Handbuch, 1988.
BT&D Technologies Ltd. Data Communication Products, 1991.
Y. Chang and J. Simon. Continuous routing and batch routing on the hyper-cube. In Proc. 5th ACM Symp. on Principles of Distr. Comp., pp. 272–281, 1986.
The Influence of Technology on the Choice of a Multiprocessor Interconnection Network. Proc. 2nd Workshop on Parallel and Distr. Processing, pp. 91–110, 1990.
S. Fortune and J. Wyllie. Parallelism in random access machines. In Proc. 10th ACM STOC, pp. 114–118, 1978.
T. Hagerup, A. Schmitt, and H. Seidl. FORK: A high-level-language for PRAMs. In Proc. PARLE 91, 1991.
T. F. Knight and A. Krymm. A Self-Terminating Low-Voltage Swing CMOS Output Driver. IEEE Jounal of Solid-State Circuits, 23(2), 1988.
Motorola, Inc. ASIC Division, Chandler, Arizona. Motorola High Density CMOS Array Design Manual, July 1989.
Silvia M. Müller and Wolfgang J. Paul. Towards a formal theory of computer architecture. In Proceedings of PARCELLA 90, Advances in Parallel Computing. North-Holland, 1990. 94.
C. A. Neugebauer. Materials for High-Density Electronic Packaging and Interconnections in the Higher Packaging Levels. Journal of Electronic Materials, 18(2), 1989.
D. A. Patterson and C. H. Sequin. A VLSI RISC. Comput., 15(9):8–21, 1982.
A. G. Ranade. How to emulate shared memory. J. Comput. Syst. Sci., 42(3):307–326, 1991.
A. G. Ranade, S. N. Bhatt, and S. L. Johnson. The Fluent Abstract Machine. In Proc. 5th MIT Conf. on Advanced Research in VLSI, pp. 71–93, 1988.
D. Scheerer. Entwurf und Realisierung eines Verbindungsnetzwerkes als Teil des Multiprozessorsystems DATIS-P-256. Master’s Thesis, Universität des Saarlandes, FB Informatik, 1989.
L. G. Valiant. General purpose parallel architectures. In J. van Leeuwen, (Ed.), Handbook of Theoretical Computer Science, Vol. A, pp. 943–971. Elsevier, 1990.
D. S. Wise. Compact layouts of banyan/FFT networks. In H. T. Kung, B. Sproull, G. Steele, (Ed.), Proc. CMU Conf. on VLSI Syst. and Comput., pp. 186–195, 1981.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 1992 B. G. Teubner Verlagsgesellschaft, Leipzig
About this chapter
Cite this chapter
Abolhassan, F., Drefenstedt, R., Keller, J., Paul, W.J., Scheerer, D. (1992). On the Physical Design of PRAMs. In: Buchmann, J., Ganzinger, H., Paul, W.J. (eds) Informatik. TEUBNER-TEXTE zur Informatik, vol 1. Vieweg+Teubner Verlag, Wiesbaden. https://doi.org/10.1007/978-3-322-95233-2_1
Download citation
DOI: https://doi.org/10.1007/978-3-322-95233-2_1
Publisher Name: Vieweg+Teubner Verlag, Wiesbaden
Print ISBN: 978-3-8154-2033-1
Online ISBN: 978-3-322-95233-2
eBook Packages: Springer Book Archive