Skip to main content
SpringerLink
Log in
Book cover

International Conference on Parallel Processing and Applied Mathematics

PPAM 2003: Parallel Processing and Applied Mathematics pp 17–26Cite as

Hyper-Threading Technology Speeds Clusters

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3019))

Abstract

The paper describes a new approach to the use of the Hyper-Threading Technology for improving cluster performance. The Hyper-Threading Technology is enabled in 90% of all sold server’s CPUs today and in the most cases it improves the overall application performance. The obvious question would be: Does Hyper-Threading Technology improves cluster performance and if so, how it works? In order to get the fully optimized Hyper-Threading Technology enabled cluster it is necessary to focus on 3 elements which can take advantage of Hyper-Threading Technology and moreover they all need to be tuned for this aim. These elements are: operating system, compiler and application.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Agarwal, A., Lim, B.-H., Kranz, D., Kubiatowicz, J.: APRIL: A processor Architecture for Multiprocessing. In: Proc. 17th Ann. Int. Symp. on Computer Archit., May 1990, pp. 104–114 (1990)

    Google Scholar 

  2. Alverson, R., et al.: The TERA Computer System. In: Int. Conf. on Supercomputing, June 1990, pp. 1–6 (1990)

    Google Scholar 

  3. Barroso, L.A., et al., Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In: Proc. 27th Ann. Int. Symp. on Computer Archit., June 2000, pp. 282–293 (2000)

    Google Scholar 

  4. Doerffer, P., Szulc, O.: Usage of Hyper Threading Technology in CFD, August 2003. Institute of Fluid-Flow Machinery. Polish Academy of Sciences, Gdansk (2003)

    Google Scholar 

  5. Fillo, M., et al.: The M-Machine Multicomputer. In: Proc. 28th Ann. Int. Symposium on Microarchitecture (November 1995)

    Google Scholar 

  6. Hammond, L., Nayfeh, B., Olukotun, K.: A Single-Chip Multiprocessor. Computer 30(9), 79–85 (1997)

    Article  Google Scholar 

  7. Hinton, G., et al.: The Microarchitecture of the Intel Pentium 4 Processor. Intel Technology Journal. 1st quarter (2001)

    Google Scholar 

  8. Hinton, G., Shen, J.: Intel’s Multithreading Technology. Microprocessor Forum (October 2001), http://www.intel.com/research/mrl/Library/HintonShen.pdf

  9. Intel Corporation. IA-32 Intel Architecture Software Developer’s Manual, Vol. 2: Instruction Set Reference. Order number 245471 (2001), http://developer.intel.com/design/Pentium4/manuals

  10. Intel Corporation. IA-32 Intel Architecture Software Developer’s Manual, Vol. 3: System Programming Guide. Order number 245472 (2001), http://developer.intel.com/design/Pentium4/manuals

  11. Intel Corporation. The Intel Vtunet Performance Analyzer, http://developer.intel.com/software/products/vtune

  12. Tian, X., et al.: Intel Corporation. OpenMP C++/Fortran Compiler for Hyper-Threading Technology: Implementation and Performance

    Google Scholar 

  13. Intel Corporation. Using Spin-Loops on Intel Pentium 4 Processor and Intel Xeon Processor MP, Application Note AP-949, http://developer.intel.com/software/products/itc/sse2/sse2_appnotes.htm

  14. Johnson, D.J.: HP’s Mako Processor. Microprocessor Forum (October 2001), http://www.cpus.hp.com

  15. Redstone, J.A., Eggers, S.J., Levy, H.M.: An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture. In: Proc. 9th Int. Conf. on Architectural Support for Programming Languages and Operating Systems (November 2000)

    Google Scholar 

  16. Standard Performance Evaluation Corporation. SPEC CPU2000 Benchmark, http://www.spec.org/osg/cpu2000

  17. Smith, B.J.: Architecture and Applications Of the HEP Multiprocessor Computer System. In: SPIE Real Time Signal Processing IV, pp. 241–248 (1981)

    Google Scholar 

  18. Snavely, A., Tullsen, D.M.: Symbiotic Job Scheduling for a Simultaneous Multithreading Processor. In: Proc. 9th Int. Conf. on Architectural Support for Programming Languages and Operating Systems (November 2000)

    Google Scholar 

  19. Tendler, J.M., Dodson, S., Fields, S.: POWER4 System Microarchitecture. Technical White Paper. IBM Server Group (October 2001)

    Google Scholar 

  20. Tullsen, D., Eggers, S., Levy, H.: Simultaneous Multithreading: Maximizing Onchip Parallelism. In: 22nd Ann. Int. Symp. on Computer Archit. (June 1995)

    Google Scholar 

  21. Tullsen, D., et al.: Exploiting Choice: Instruction Fetch and Issue on Unimplementable Simultaneous Multithreading Processor. In: 23nd Ann. Int. Symp. on Computer Archit. (May 1996)

    Google Scholar 

  22. Vianney, D.: Hyper-Threading speeds Linux. Linux Kernel Performance Group, Linux Technology Center, IBM (January 2003)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Warsaw University of Technology,  

    Kazimierz Wackowski

  2. Intel Corporation,  

    Pawel Gepner

Authors
  1. Kazimierz Wackowski
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Pawel Gepner
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institute of Computational and Information Sciences, Czestochowa University of Technology,  

    Roman Wyrzykowski

  2. Computer Science Department, University of Tennessee, TN 37996-3450, Knoxville, USA

    Jack Dongarra

  3. Systems Research Institute, Polish Academy of Science, Warsaw, Poland

    Marcin Paprzycki

  4. Informatics & Mathematical Modeling, Technical University of Denmark, DK-2800, Lyngby, Denmark

    Jerzy Waśniewski

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Wackowski, K., Gepner, P. (2004). Hyper-Threading Technology Speeds Clusters. In: Wyrzykowski, R., Dongarra, J., Paprzycki, M., Waśniewski, J. (eds) Parallel Processing and Applied Mathematics. PPAM 2003. Lecture Notes in Computer Science, vol 3019. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-24669-5_3

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-24669-5_3

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-21946-0

  • Online ISBN: 978-3-540-24669-5

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation