Skip to main content

Loading ρμ-Code: Design Considerations

  • Conference paper

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 3133))

Abstract

This article investigates microcode generation, finalization and loading in MOLEN ρμ processors. In addition, general solutions for these issues are presented and implementation for Xilinx Virtex-II Pro platform FPGA is introduced.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Virtex Series Configuration Architecture User Guide. (XAPP151) (September 2000)

    Google Scholar 

  2. Goldstein, S.C., Schmit, H., Moe, M., Bidiu, M., Cadambi, S., Taylor, R., Laufer, R.: PipeRench: A coprocessor for Streaming Multimedia Acceleration. In: The 26-th International Symposium on Computer Architecture, May 1999, pp. 28–39 (1999)

    Google Scholar 

  3. Wazlowski, M., Agarwal, L., Lee, T., Smith, A., Lam, E., Silverman, H., Ghosh, S.: PRISM-II Compiler and Architecture. In: Proc.IEEE Workshop on FPGAs for Custom Computing Machines, Napa Valley,CA, April 5-7, pp. 9–16 (1993)

    Google Scholar 

  4. Hartenstein, R.W., Kress, R., Reining, H.: A new FPGA Architecture for Word- Oriented Datapaths. In: 4th International Workshop on Field Programmable Logic and Applications:Architectures, Synthesis and Applications, pp. 144–155 (September 1994)

    Google Scholar 

  5. Sima, M., Vassiliadis, S., Cotofana, S., van Eijndhoven, J., Vissers, K.: Field- Programmable Custom Computing Machines - A Taxonomy. In: 12th International Conference on Field Programmable Logic and Applications (FPL), September 2002 ,pp. 79–88, Montpellier, France, (2002)

    Google Scholar 

  6. Trimberger, S.M.: Reprogramable Instruction Set Accelerator

    Google Scholar 

  7. Vassiliadis, S., Wong, S., Cotofana, S.: The MOLEN ρμ-Coded Processor. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 275–285. Springer, Heidelberg (2001)

    Chapter  Google Scholar 

  8. Xilinx Corporation. Virtex-II Pro Platform FPGA handbook v1.0 (2002)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2004 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Kuzmanov, G., Gaydadjiev, G., Vassiliadis, S. (2004). Loading ρμ-Code: Design Considerations. In: Pimentel, A.D., Vassiliadis, S. (eds) Computer Systems: Architectures, Modeling, and Simulation. SAMOS 2004. Lecture Notes in Computer Science, vol 3133. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-27776-7_2

Download citation

  • DOI: https://doi.org/10.1007/978-3-540-27776-7_2

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-22377-1

  • Online ISBN: 978-3-540-27776-7

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics